

Technical Session Contents

December 1, 1975—10 00 a.m.

Session 1: Invited Papers

International Ballroom—Center

Chairman: C. Neil Berglund

1.1	Pathways and Pitfalls in Device Lithography <i>Eugene I. Gordon</i>	3
1.2	Recent Advances in High-Frequency Field-Effect Transistors <i>Charles A. Liechti</i>	6
1.3	Progress in Digital Integrated Electronics <i>Gordon E. Moore</i>	11

December 1, 1975—2:00 p.m.

Session 2: Device Technology 1—Pattern Definition

International Ballroom—Center

Chairman: Fabian Pease

Organizer: Truman Blocker

2.1	(Paper Withdrawn)	
2.2	High Transmission X-Ray Masks for Lithographic Applications <i>E. Bassous, R. Feder, E. Spiller and J. Topalian</i>	17
2.3	A New Electron Beam Exposure Scheme of Scanning Type <i>Takashi Soma, Masanori Idesawa and Eiichi Goto</i>	20
2.4	Laser Scanning IC Mask Inspection System <i>J. D. Knox, D. Fairbanks, P. V. Goedertier and F. Capkari</i>	24
2.5	Characterization of Plasma Etching for Semiconductor Applications <i>Rajesh Kumar and Chris Ladas</i>	27

December 1, 1975—2 00 p.m.

Session 3: Solid State Devices 1—MOS 1

International Ballroom—East

Chairman and Organizer: P. Salisbury

3.1	Modeling Weak Avalanche Multiplication Currents in IGFETs and SOS Transistors for CAD <i>Y. A. El-Manty and D. M. Caughey</i>	31
3.2	N-Channel IGFET Design Limitations Due to Hot Electron Trapping <i>Shakir A. Abbas and Robert C. Dockerty</i>	35
3.3	IGFET Hot Electron Emission Model <i>A. Phillips, Jr., R. R. O'Brien and R. C. Joy</i>	39
3.4	Design and Characterization of Very Small MOSFETs for Low Temperature Operation <i>F. H. Gaensslen, V. L. Rideout and E. J. Walker</i>	43
3.5	Currents and Capacitances in Narrow Width MOS-FET Structures <i>Harish N. Kotecha and Kenneth E. Bellstein</i>	47
3.6	Steady-State Analysis of Field Effect Transistors Via the Finite Element Method <i>E. M. Buturla and P. E. Cottrell</i>	51

December 1, 1975—2:00 p.m.

Session 4: Image Transducers and Optoelectronic Devices 1—Area Imagers

International Ballroom—West

Chairman: R. A. Reynolds

Organizer: R. W. Redington

4.1	Negative Electron Affinity Photocathode Research and Technology <i>W. E. Spicer</i>	57
4.2	Charge-Coupled-Device Imagers <i>D. F. Barbe</i>	60
4.3	High-Performance Pyroelectric Vidicon <i>T. Conklin and B. Singer</i>	66
4.4	Assessment of Pyroelectric Materials for Vidicon Applications <i>M. I. Bell and P. M. Raccach</i>	70
4.5	A Critical Systems Assessment of the Pyroelectric Vidicon <i>F. Petito and L. Garn</i>	74
4.6	Infrared Vidicons Employing Metal-Silicon Schottky Diode Arrays <i>J. P. Spratt, R. F. Schwarz and G. W. Racette</i>	78
4.7	The Principle and Test Results of a No-Mesh, Return-Beam, Electron Camera's Readout System <i>H. Y. Chen and W. E. Glenn</i>	81

December 1, 1975—2:00 p.m.

Session 5: Quantum Electronics 1—Solar Cells, GaAs and other Materials

Georgetown Room

Chairman and Organizer: J. A. Hutchby

5.1	III-V Compound Heterojunction Solar Cells <i>L. W. James</i>	87
5.2	High-Efficiency Graded Band-Gap n/p Al _x Ga _{1-x} As—GaAs Solar Cell <i>J. A. Hutchby, R. Sahai and J. S. Harris</i>	91
5.3	High-Efficiency Graded Band-Gap pGa _{1-x} Al _x As—pGaAs—nGaAs Solar Cells <i>M. Konagai and K. Takahashi</i>	95
5.4	Grown Junction GaAs Solar Cell <i>C. C. Shen and G. L. Pearson</i>	99
5.5	Improved Efficiency and Lifetime Study of InP/CdS Solar Cells <i>S. Wagner, J. L. Shay, K. J. Bachmann and E. Buehler</i>	102
5.6	Deposition and Properties of Tin Oxide Films Formed by the Oxidation of Tetramethyltin <i>B. J. Baliga and S. K. Ghandhi</i>	105

December 1, 1975—2:00 p.m.

Session 6: Integrated Circuits 1—Techniques for Device Analysis

Jefferson Room

Chairman and Organizer: C. G. Thornton

6.1	Laser Scanning of Active Semiconductor Devices <i>D. E. Sawyer and D. W. Berning</i>	111
6.2	Quantative Determination of Surface Potentials on Integrated Circuits at High Frequencies with the Scanning Electron Microscope <i>L. J. Balk, H. P. Feuerbaum, E. Kubalek and E. Menzel</i>	115
6.3	Internal Waveform Measurements of MOS Dynamic Rams Using S E M. Stroboscopic Techniques <i>A. J. Gonzales and M. W. Powell</i>	119
6.4	Use of Power Transformations to Model the Yield of IC's as a Function of Active Circuit Area <i>Jacob Sredni</i>	123

6.5	Problems in Using Surface Analysis Techniques for the Depth Profiling of Microelectronic Materials <i>A. G. Lieberman</i>	126
-----	--	-----

December 1, 1975—2:00 p.m.

Session 7: Electron Tubes 1—High Power Microwave Tubes

Lincoln Room

Chairman: Les Winslow

Organizer: Burton Smith

7.1	A 100 KW Peak 50 KW Average Coupled-Cavity TWT with 10 Percent Bandwidth Centered at 10 GHz <i>Bill G. James and Louis T. Zitelli</i>	133
7.2	Performance of a TWT and a Hybrid Tube Designed for 12 Percent Bandwidth Multi-Megawatt Output at L-Band <i>P. S. Matthews, D. Perring and V. Wheeler</i>	134
7.3	Dual Mode Operation of a High-Power, PPM-Focused TWT <i>B. J. Hamak and J. R. Hechtel</i>	138
7.4	Dual Mode Broad Bandwidth High-Efficiency TWT <i>A. E. Manoly and M. K. Scherba</i>	142
7.5	Electronically Tuned Pulse Magnetron <i>A. H. Pickering, P. F. Lewis and M. B. Brady</i>	145
7.6	A 2 KW Average Power X-Band Receiver Protector <i>H. Goldie</i>	149

December 2, 1975—9:00 a.m.

Session 8: Solid State Devices 2—High Power, High Voltage Devices

International Ballroom—East

Chairman and Organizer: Harvey Nathanson

8.1	A Microwave High Voltage Bipolar Power Transistor <i>Krishna B. Verma and Richard T. Westlake</i>	155
8.2	A High Power MOSFET with a Vertical Drain Electrode and Meshed Gate Structure <i>I. Yoshida, M. Kubo and S. Ochi</i>	159
8.3	A 5000 Channel Power FET with a New Diffused Gate Structure <i>O. Ozawa, Y. Sasaki and H. Iwasaki</i>	163
8.4	Highly Reliable High-Voltage Transistors by Use of Sipos Process <i>T. Matsushita, T. Aoki, T. Otsu, H. Yamoto, H. Hayashi, M. Okayama and Y. Kawana</i>	167
8.5	A Simple Etch Contour for Near Ideal Breakdown Voltage in Plane and Planar P-N Junctions <i>V. A. K. Temple and M. S. Adler</i>	171
8.6	Limitations on Injection Efficiency in Power Devices <i>M. S. Adler, S. Krishna, V. A. K. Temple, B. A. Beatty and M. L. Torreno</i>	175
8.7	Use of Platinum for Lifetime Control in Power Devices <i>M. D. Miller, H. Schade and C. J. Nuese</i>	180

December 2, 1975—9:00 a.m.

Session 9: Image Transducers and Optoelectronic Devices 2—Display I Electroluminescence

International Ballroom—Center

Chairman: J. A. Hall

Organizer: L. Esterowitz

9.1	Be Implanted GaAs _{1-x} P _x Light Emitting Diodes <i>P. K. Chatterjee, B. G. Streetman, D. L. Kuene and A. H. Herzog</i>	187
9.2	Isolation of Junction Devices in GaAs _{1-x} P _x Using Electron Bombardment <i>S. Uemura and T. Wada</i>	192
9.3	Large GaAsP Monolithic XY Addressable Led Arrays for Continuous Matrix Displays <i>B. L. Frescura and Herman Luechinger</i>	196
9.4	Stretched 7-Segment Led Displays with Increased Contrast at High Ambient Light Levels <i>D. Gerstner</i>	199
9.5	A 350 Character TFT-EL Display <i>T. P. Brody, F. C. Luo, Z. P. Szepesi and D. H. Davies</i>	200
9.6	TFT Arrays for Parallel Optical Logic <i>T. P. Brody, D. H. Davies and Z. P. Szepesi</i>	204

December 2, 1975—9:00 a.m.

Session 10: Quantum Electronics 2—Silicon Solar Cells: Surface Junctions

Georgetown Room

Chairman and Organizer: H. W. Brandhorst, Jr.

10.1	Studies of MIS Type Solar Cells Fabricated on Silicon <i>Jeannie Geneczko, George Vendura, Steven Shevenock and Stephen Fonash</i>	211
10.2	Open Circuit Voltage of MIS Schottky Diode Solar Cells <i>M. Peckerar, H. C. Lin and R. Kocher</i>	213
10.3	Variables which Influence Silicon Schottky Solar Cell Performance <i>W. A. Anderson, S. M. Vernon, A. E. Delahoy, K. K. Ng, P. Mathe and T. Poon</i>	217
10.4	Relation of Empty Surface States to Schottky Barriers on Semiconductors <i>D. E. Eastman</i>	221
10.5	Low Cost Solar Cells <i>M. Wolf</i>	222
10.6	Detailed Electrical and Radiation Characteristics of Induced Junction Silicon Solar Cells <i>C. E. Norman and R. E. Thomas</i>	226
10.7	Solar Cells of Indium Tin Oxide on Silicon <i>J. B. DuBow, D. E. Burk and J. R. Sites</i>	230

December 2, 1975—9:00 a.m.

Session 11: Solid State Devices 3—GaAs FETs

Lincoln Room

Chairman: F. Fang

Organizer: S. G. Liu

11.1	(Paper now listed as 1.2)	
11.2	GaAs MESFET Performance <i>H. C. Huang, I. Drukier, R. L. Camisa, S. T. Jolly and S. Y. Narayan</i>	235
11.3	Microwave Field Effect Transistors from Sulphur-Implanted GaAs <i>W. Kellner, H. Kniepkamp, D. Ristow and H. Boroffka</i>	238
11.4	Some Aspects of GaAs FET Reliability <i>David A. Abbott and James A. Turner</i>	243
11.5	Reliability Studies of One-Micron Schottky Gate GaAs FET <i>H. Kozu, I. Nagasako, M. Ogawa and N. Kawamura</i>	247
11.6	Noise Limits of GaAs and InP Microwave FETs Determined by Dynamic Analysis <i>Jeffrey Frey and T. Maloney</i>	251

December 2, 1975—9 00 a.m.

Session 12: Electron Tubes 2—TWT Theory and Tube Design

Thoroughbred Room

Chairman, J R M Vaughan

Organizer I Tammaru

12.1	Deformable Relaxation Mesh Technique for Solution of Electron Optics Problems <i>R True</i>	257
12.2	Computer-Aided Design of Helix-Type TWTs <i>T Hiramatsu</i>	261
12.3	Frequency-Selective Loss Coupling Methods for TWT Stabilization <i>N Vanderplaats, H. Arnett and H. Brown</i>	263
12.5	Design and Performance Verification of Advanced Multistage Depressed Collectors <i>H. G. Kosmahl and P. Ramins</i>	267
12.6	Extended Field Electron Lenses <i>J. W. Schwartz and I. M. Wilson</i>	269

December 2, 1975—12:00 noon

Luncheon Session: "ERDA—The Option Generator"

International Ballroom—West

<i>Dr. John M. Teem</i>	275
-----------------------------------	-----

December 2, 1975—2:00 p.m.

Session 13: Device Technology 2—IC Fabrication I

International Ballroom—East

Chairman: Peter W J. Verhofstadt

Organizer: W. E. Engeler

13.1	Fabrication and Performance of Ion Implanted I ² L Devices <i>J. W. Hanson, J. N. Fordemwalt and R. J. Huber</i>	281
13.2	I ² L II <i>Bob Cook, Shawn H. McNally and Aung San U</i>	284
13.3	Schottky Diode Clamping in Silicon Integrated Circuits and Distress Caused by Thermal Processing <i>H C Card</i>	288
13.4	A P-Channel Si-Gate Integrated Circuit Technology <i>J. T. Clemens, G. L. Mowery, R. H. Doklan, J. J. Nolen and J. Drohek</i>	291
13.5	A New N-Channel Si-Gate Technology for High-Packing Density High-Speed MOS LSI <i>N Kubota, T. Shibata, K. Ohuchi, K. Hirabayashi and S. Horiuchi</i>	295
13.6	An N-Channel Si-Gate Integrated Circuit Technology <i>J. T. Clemens, R. H. Doklan and J. J. Nolen</i>	299

December 2, 1975—2 00 p m.

Session 14: Integrated Circuits 2—Memory Technology

International Ballroom—Center

Chairman and Organizer: R. A. Belt

14.1	BEAMOS—A New Electron Beam Digital Memory Device <i>G E. Possin, W. C. Hughes, C. Q. Lemmond, H. G. Parks, C. G. Kirkpatrick, G. W. Ellis and R. H. Wilson</i>	305
------	---	-----

14.2 A 10 MrHz 16K CGD Condensed-SPS Memory Requiring Only Two Clocks

C H. Chan, S. D. Rosenbaum, J. T. Caves and S. Poon

309

14.3 Electrically Reprogrammable Nonvolatile Semiconductor Memory with MNMoOS (Metal-Nitride-Molybdenum-Oxide-Silicon) Structure

Y. Rai, T. Sasami and Y. Hasegawa

313

14.4 Gigabit Rate Gunn-Effect Shift Register

S. Yanagisawa, O. Wada and H. Takanashi

317

14.5 Charge-Coupled FET Devices (CCFET)

J. M. Shannon, S. D. Brotherton and A. Gill

320

14.6 Multi-Level Random-Access Memory Using One JFET Per Cell

R. A. Heald and D. A. Hodges

324

December 2, 1975—2:00 p.m.

Session 15: Quantum Electronics 3—Silicon Solar Cells: P-N Junctions

Georgetown Room

Chairman and Organizer: H. Kressel

15.1 Current Status of Solar Cell Technology

Henry W. Brandhorst, Jr.

331

15.2 Epitaxial Silicon Solar Cells

R. V. D'Aiello, P. H. Robinson and H. Kressel

335

15.3 Numerical Analysis of Back-Surface-Field Silicon Solar Cells

J. G. Fossum

339

15.4 Studies of the Uniformity Characteristics of EFG Silicon Ribbon

A. K. Sood, C. V. Hari Rao, A. D. Morrison, H. E. Bates and K. V. Ravi

343

15.5 Epitaxial Silicon Solar Cells on Metallurgical Silicon

T. L. Chu, K. Y. Duh, G. A. Van der Leeden and K. N. Singh

347

15.6 Silicon Solar Cells for High Concentration Applications

R. J. Schwartz and M. D. Lammert

350

15.7 A New Class of Solar Cell with Multi-Layer Structure

T. Matsushita and T. Mamine

353

December 2, 1975—2:00 p.m.

Session 16: Solid State Devices 4—Thyristors

Lincoln Room

Chairman P L Hower

Organizer: D J Coleman Jr

16.1 Computer-Aided Experimental Investigation of the Correct Turn-On in Amplifying Gate Thyristors

Andrei Silard and Viorel Marinescu

359

16.2 Rigorous Numerical Analysis of a Planar Thyristor

W. Anheier, W. L. Engl, O. Manck and A. W. Wieder

363

16.3 A Super Power RSR

R. A. Gardenghi

367

16.4 Improved Gate Concept for Light Activated Power Thyristors

D. Silber and M. Füllmann

371

16.5 Base-Current-Controlled Plasma-Coupled Linear pnpn Devices

I. V. Grekhov, I. A. Litnitchuk, A. E. Shulekin and V. M. Tuchkevich

375

16.6 Field Controlled Thyristor (FCT)—A New Electron-IC Component

D. E. Houston, S. Krishna and D. Piccone

379

December 2, 1975—2:00 p.m.

**Session 17: Image Transducers and Optoelectronic Devices
3—Display II**

Monroe Room

Chairman: B. F. Williams

Organizer: K. Nummedal

17.1	A Simple Technique for Obtaining Variable Intensity in AC Plasma Display Panels <i>J. F. Nolan</i>	385
17.2	Photo and Electrochromism in MoO ₃ Films <i>T. C. Arnoldussen</i>	389
17.3	The Solid State Electrochromic Phenomenon and its Application to Display Devices <i>S. K. Deb and H. Witzke</i>	393
17.4	New Results on Triode Optical Gate Light Valves <i>D. J. Channin and D. E. Carlson</i>	398
17.5	Thermally Addressed Liquid Crystal Display for Dynamic and Static Figures <i>A. Sasaki, T. Morioka, T. Takagi and T. Ishibashi</i>	401

December 2, 1975—2:00 p.m.

Session 18: Electron Tubes 3—Advanced Communications TWTs

Thoroughbred Room

Chairman: H. J. Wolkstein

Organizer: J. L. Putz

18.1	Design of TWTs with Small Multi-Carrier Distortion Characteristics <i>I. Tammaru</i>	407
18.2	Reduction of Intermodulation Distortion with Harmonic Injection for Wideband TWTs <i>W. E. Garrigus and O. Sauseng</i>	411
18.3	A Two-Level, High-Power, Air Cooled TWT for Communication Systems <i>R. H. LeBorgne</i>	415
18.4	A 5-Watt Ka Band TWT for Space Communications <i>E. N. Sosa and P. A. Gianfortune</i>	419
18.5	High-Efficiency Triple Mode Space TWT <i>M. K. Scherba</i>	423

December 3, 1975—9:00 a.m.

Session 19: Device Technology 3—IC Fabrication II

International Ballroom—East

Chairman: J. H. Scott

Organizer: N. Goldsmith

19.1	Devices Fabricated by Molecular Beam Epitaxy, A. Y. Cho	429
19.2	CMOS Optimization for Radiation Hardness <i>G. F. Derbenwick and J. G. Fossum</i>	433
19.3	(Paper withdrawn)	
19.4	(Paper withdrawn)	
19.5	"Borsenic" Bipolar Process <i>K. C. Saraswat and J. D. Meindl</i>	437
19.6	Reliability Aspects of Epitaxial-Planar-Varactor Structures <i>I. Kiss, T. Kormany and L. Nagy</i>	440
19.7	Laser Coding of Bipolar Ready-Only Memories <i>J. C. North and W. W. Weick</i>	441

December 3, 1975—9:00 a.m.

Session 20: Solid State Devices 5—Bipolar and MOS II

International Ballroom—West

Chairman and Organizer: R. E. Thomas

20.1	Emitter-Collector Shorts in Bipolar Devices <i>F. Barson</i>	447
20.2	Ion Implanted Bipolar High Performance Transistors with Polysil Emitter <i>J. Graul, A. Glasl and H. Murrmann</i>	450
20.3	Zener and Avalanche Breakdown in As-Implanted, Low-Voltage Si n-p Junctions <i>R. B. Fair and H. W. Wivell</i>	455
20.4	Space Charge Effects in MNOS Memory Devices and Endurance Measurements <i>J. R. Cricchi, F. C. Blaha, M. D. Fitzpatrick and F. M. Sciulli</i>	459
20.5	Fabrication of Ferroelectric Gate Memory Transistor <i>J. K. Park and W. W. Grannemann</i>	463
20.6	Characterization of the Aluminum-Tantalum Oxide-Silicon Dioxide-Silicon Charge Storage (MTOS) Device <i>R. L. Angle and H. E. Talley</i>	466
20.7	An Improved 1/f Noise Model of an MOS Transistor <i>W. V. Backensto and C. R. Viswanathan</i>	469

December 3, 1975—9:00 a.m.

Session 21: Quantum Electronics 4—Devices for Fiber Optic Communications I

Georgetown Room

Chairman and Organizer: D. J. Albarcs

21.1	Reliable Semiconductor Light Sources for Fiber Optical Communications <i>H. Kressel, I. Ladany, M. Ettenberg and H. F. Lockwood</i>	477
21.2	High-Power Long-Lived Double Heterostructure LEDs for Optical Communications <i>F. D. King, A. J. Spring Thorpe and O. I. Szentesi</i>	480
21.3	Linearity of High-Power, High-Radiance Ga _x Al _{1-x} As Ge Double Heterostructure LEDs <i>J. Straus and O. I. Szentesi</i>	484
21.4	Very Low Threshold Double Heterojunction Laser Diodes of (AlGa)As <i>M. Ettenberg and H. Kressel</i>	487
21.5	A New Sulfur-Diffused Stripe-Geometry DH Laser <i>M. Takusagawa, H. Nishi, S. Ohsaka, M. Morimoto, H. Imai, H. Takanashi and T. Misugi</i>	490

December 3, 1975—9:00 a.m.

Session 22: Image Transducers and Optoelectronic Devices 4—IR Detectors and Materials

Lincoln Room

Chairman: E. H. Putley

Organizer: S. P. Emmons

22.1	IR Detectors—Past, Present, Future <i>Henry Levinstein</i>	497
22.2	IR Focal Plane Array Imaging Devices <i>A. F. Milton</i>	499
22.3	Characteristics of Gallium Doped Silicon Infrared Detectors <i>M. Pines, D. Murphy, D. Alexander, R. Baron and M. Young</i>	502
22.4	Inhomogeneity in Photoconductors <i>S. Rabie and N. Rumin</i>	506

22.5	The Infrared Sensing MOSFET <i>L. L. Wittmer, W. C. Parker, H. Elabd, K. W. Loh, J. R. Yeagan and L. Forbes</i>	510
22.6	Determination of Thermal Conductance of Bonding Layers in IR Photoconductors <i>F. Bartoli, L. Esterowitz, R. Allen and M. Krueger</i>	514

December 3, 1975—9 00 a.m.

Session 23: Electron Tubes 4—Electron-Metal Interaction

Thoroughbred Room

Chairman: Peter Varnish

Organizer: Donald Laycock

23.1	Strong Electron Emission from Patterned Tin-Indium Oxide Thin Films <i>M. Hartwell and C. G. Fonstad</i>	519
23.2	Interaction of Oxide Cathodes with Gas Molecules and Ions <i>P. R. Boelens, H. F. N. Jaspers, F. J. van Lieshout and P. D. Elcoma</i>	522
23.3	Surface Studies on the Impregnated Tungsten Thermionic Cathode <i>R. Forman</i>	526
23.4	50 μ m Micro Focus X-Ray Tube for Diagnostic Use and its Computer Aided Design <i>K. Tanabe, T. Muraki, T. Yamamura and K. Uemura</i>	529
23.5	Life Test of EBS Diode at 200-300 W Dissipation <i>J. Simpson and G. deMars</i>	533
23.6	A Wideband Electron-Bombarded-Semiconductor Amplifier <i>R. Hayes</i>	537

December 3, 1975—2:00 p.m.

Session 24: Integrated Circuits 3—Logic

International Ballroom—East

Chairman and Organizer: F. H. Dill

24.1	Complementary DMOS Process for LSI <i>T. Masuhara and R. S. Muller</i>	543
24.2	Optimized Load Device for DMOS Integrated Circuits <i>H. C. Lin, J. L. Halsor and H. F. Benz</i>	547
24.3	Limitations on the Maximum Operating Voltage of CMOS Integrated Circuits <i>J. M. Dishman</i>	551
24.4	Vertical Injection Logic <i>T. Nakano, Y. Horiba, A. Yasuoka, O. Tomisawa and S. Kato</i>	555
24.5	Gold Diffusion Transistor Logic: A New LSI Gate Family <i>T. Takagaki and M. Mukogawa</i>	559

December 3, 1975—2:00 p.m.

Session 25: Device Technology 4—Modeling and Ion Implantation

International Ballroom—West

Chairman: J. Choma

Organizer: J. N. Zemel

25.1	Functional Modeling of Non-Volatile MOS Memory Devices for Computer Aided Design <i>H. C. Card and M. I. Elmasry</i>	565
25.2	A Computer Model for Lateral Thermal Instabilities	

	in Power Transistors <i>A. D. Sutherland and D. P. Kennedy</i>	569
25.3	On Modeling of the Self-Aligned Field Implanted MOS Devices with Narrow Widths <i>M. B. Bandali and T. G. Lo</i>	573
25.4	Characterization and Modeling of Bipolar Transistors Fabricated with Combined Oxide and Diffused Isolation Structures <i>F. Y. Chang and A. W. Chang</i>	577
25.5	Transistors with Boron Bases Predeposited by Ion Implantation and Annealed in Various Oxygen Ambients <i>T. E. Seldel, R. S. Payne, R. A. Moline, W. R. Costello, J. C. Tsai and K. R. Gardner</i>	581
25.6	Device Quality n-Type Layers Produced by Ion Implantation of Te and S into GaAs <i>C. A. Stolte</i>	585

December 3, 1975—2 00 p.m.

Session 26: Quantum Electronics 5—Devices for Fiber Optic Communications II

Georgetown Room

Chairman and Organizer: C. L. Tang

26.1	High Sensitivity Gigabit Data Rate GaAs _{1-x} Sb _x Avalanche Photodiode 1.06 μ Optical Receiver <i>R. C. Eden, K. Nakano, I. Deyhimy and C. K. Kim</i>	591
26.2	Optimization of Avalanche Silicon Photodiodes: A New Structure <i>D. Lecrosnier, G. Pelous, C. Amouroux, M. Brilman and G. Ripoché</i>	595
26.3	Integrated Optical Silicon Photodiode Array <i>J. T. Boyd and C. L. Chen</i>	598
26.4	High Density Multichannel Optical Waveguides with Integrated Couplers <i>P. F. Heidrich, J. S. Harper, E. G. Lean and H. N. Yu</i>	601
26.5	Cd-Diffused Pb _{1-x} Sn _x Te Lasers with High Output Power <i>Wayne Lo</i>	603
26.6	A Single Mode Nd:YAG Q-Switched Oscillator with Short Buildup Time <i>R. C. Eckardt and J. F. Reintjes</i>	606
26.7	Stabilizing Single Mode Lasers Using Intracavity Phase Modulation <i>R. A. Curtis and O. P. McDuff</i>	610

December 3, 1975—2:00 p.m.

Session 27: Solid State Devices 6—New Devices and Device Phenomena

Thoroughbred Room

Chairman and Organizer: H. D. Hendricks

27.1	Light Beam Deflector Using Saw-Optical Interaction <i>C. D. W. Wilkinson, R. De La Rue and G. Trantor</i>	617
27.2	An Integrated Surface Wave Device Using Silicon MOSFETs and ZnO Film Transducers <i>A. London, F. S. Hickernell and M. D. Adamo</i>	620
27.3	High-Speed, Low Power GaAs JFET Integrated Circuits <i>J. K. Notthoff and R. Zuleeg</i>	624
27.4	Ion Implanted GaAs Enhancement JFETs <i>V. W. Vodicka and R. Zuleeg</i>	625
27.5	The RIS Device—A Resistor-Insulator-Semiconductor Microwave Switch <i>D. J. McGreivy and S. P. Kwok</i>	629
27.6	Hydrogen Sensitive MOS-Structures <i>I. Lundström, M. S. Shivaraman and C. M. Svensson</i>	631
27.7	Chemically Sensitive Semiconductor Devices <i>J. N. Zemel</i>	635

December 1, 1975—10:00 a.m.

Session 1: Invited Papers

International Ballroom—Center

***Chairman:* C. Neil Berglund**

PATHWAYS AND PITFALLS IN DEVICE LITHOGRAPHY

Eugene I. Gordon

Bell Laboratories

Murray Hill, New Jersey 07974

ABSTRACT

The device engineer, working in silicon integrated circuits, bubble memory, microwave devices and other emerging areas consistently finds that pattern generation sets major limits on his ability to achieve higher complexity, higher performance, lower cost, greater reliability and faster design turnaround time. As a consequence major efforts are being directed to pattern generation technology. The motivation for the various activities will be examined and reviewed, and an attempt will be made to assess the relevance of these activities, pointing out potential pitfalls or areas that should be considered early in the technology development.

Exposure of a semiconductor or garnet substrate to produce contemporary micro-devices follows a well-trodden path. Recent activities have made possible a wide range of alternate paths for extending the state of the art (1). These are summarized in Fig. 1. While manual generation of patterns is still utilized to some extent, the use of a software description to drive pattern generation apparatus is becoming ubiquitous.

The conventional path is shown second from the left; generation of a reticle, 10:1 reduction and step-and-repeat generation of a high quality master, and finally generation of working copies, frequently by use of intermediary submasters. Damage to the working copy during contact printing requires massive numbers of copies to be produced. A single printer operating at full capacity can chew up several hundred thousand dollars worth of masks per year. The logistics of supply imposes a harsh tyranny on the process engineer. Furthermore he must use masks which because of the multistep process initially cannot be as good as the best available and these masks degrade significantly during use.

As a result, noncontact printing has consistently been of interest. And consistently, projection printing has been disappointing despite its promise. Recently, a scanning type of projection

printer (2) has had considerable success and appears to have overcome many of the deficiencies of stationary projection printers. Nevertheless, it has improvident limitations which make uncertain its use for tighter design rules than currently in commercial use.

An alternate path which uses reduction step-and-repeat printing directly on the substrate to be patterned has proven effective for applications such as microwave transistors, where fine lines, good line-width control and excellent registration are essential. Unfortunately practical versions are expensive (~\$250K) and slow (>10 minutes per exposure) and do not appear to be acceptable for use in LSI. The major drawback would appear to be the large capital expenditure that is required. However, such equipment would allow a significant extension of the state of the art.

Completing the left-hand side of Fig. 1 is an electron beam version of reduction, step-and-repeat printing. The reticle can be made optically because of its larger size. This technique is still highly exploratory and many practical problems remain.

Current hopes and interests are focused on the elements shown on the right-hand side of the figure. The use of a serial scanning electron beam for one-step fabrication of masters (3-5) has been established as a cost-effective source of very high quality, hard surface masters for conventional lithography as well as the source of very high resolution masks for 1:1 electron exposure systems (6) and X-ray proximity systems (7). Both of these are exploratory in nature. They have proven to be capable of very high resolution and high hopes reside therein. However, there are some significant pitfalls. Nonflatness of the substrate can cause severe distortion in the electron system and random misalignment or runout errors in the X-ray system. Special attention to electrostatic (for the electron system) and vacuum (for the X-ray system) chucks is required. New techniques for polishing wafers and special attention during high temperature processing may prove to be prerequisites to successful use

of these techniques in silicon technology. It is not meant to imply that such attention would not be advantageous for existing lithographic practice. It would, it just seems, not be done as much as it should be. On the other hand, substrates for bubble devices appear to be suitably flat. Other pitfalls relate to use of electron sensitive resists which cannot be used simply in place of present photoresists. Hence new processing techniques must be developed in parallel with the new exposure systems. The required changes may be so substantial that considerable investment in auxiliary equipment is entailed as well as loss of the background and experience associated with conventional lithography. Moreover, the use of electrons and soft X-rays for exposure can change the surface characteristics of electron devices, particularly silicon MOS devices, and the possibility for much grief exists. Finally, the major stumbling block, which seems to be ignored completely in the hurrah and huzza afforded these emerging techniques is that they are to be used with finer dimensions than currently used and in large area devices. The potential for problems with reliability is enormous, particularly inherent in the small dimensions, and possibly associated with the process changes.

These same pitfalls are inherent in the use of scanning electron beam systems. However, such systems exhibit the ultimate in resolution and registration capability, and wafer flatness is not nearly as relevant. Hence interest is exceptionally high. They have already proven to be of importance in fabricating microwave transistors. However, a major hurdle for LSI has been identified as the long exposure time. The current state of the art is about one-half hour for a 3-inch wafer with fine-line capability. However, this is improving rapidly, and I would not be surprised to hear reports before the end of this decade of commercial systems operating in the range of 5-10 minutes with excellent registration and fine-line capability. Unfortunately such systems will cost upwards of \$10⁶. Some simple calculations by anyone with access to data will lead to the conclusion that one should ultimately produce higher performance LSI devices at lower cost using scanning electron beam lithography. Unfortunately the necessary capital investment in the high-speed machines alone might exceed the annual value of the product. This may prove to be a major pitfall. However, there is little doubt that there are those anxious to make the journey. For those sufficiently adroit it will probably prove to be a valuable trip.

REFERENCES

- (1) E. I. Gordon and D. R. Herriott, "Pathways in Device Lithography," IEEE Trans. ED-22, 371, July 1975.
- (2) D. A. Marble, "A New Projection Printer," Solid-State Technology, pp. 50-53, June 1974.
- (3) J. P. Beasley and D. G. Squire, "An Electron Beam Maskmaker," IEEE Trans. ED-22, 376, July 1975.
- (4) D. R. Herriott, R. J. Collier, D. S. Alles and J. W. Stafford, "EBES, A Practical Electron Lithographic System," IEEE Trans. ED-22, 385, July 1975.
- (5) R. F. W. Pease, J. P. Ballantyne, R. C. Henderson, A. M. Voshchenkov, and L. D. Yau, "Applications of the Electron Beam Exposure System," IEEE Trans. ED-22, 393, July 1975.
- (6) T. W. O'Keefe, J. Vinl and R. M. Handy, "An Electron Imaging System for the Fabrication of Integrated Circuits," Solid State Electronics 12, New York, Pergamon Press, 1969, pp. 841-848
- (7) D. Maydan, et al., "High Speed Replication of Submicron Features by X-Ray Lithography," IEEE Trans. ED-22, 429, July 1975.




Fig. 1 - PATHWAYS TO PATTERN GENERATION

RECENT ADVANCES IN HIGH-FREQUENCY FIELD-EFFECT TRANSISTORS

Charles A. Liechti

Hewlett-Packard Company

Palo Alto, California 94304

During the 27 years since the discovery of the transistor, the advancement of transistors to higher and higher operating frequencies has been one of the most persistent objectives of semiconductor device R&D. Today, highest frequency operation and fastest switching speed are obtained from GaAs metal-semiconductor FETs (MESFETs). Above 6 GHz, MESFETs have higher gain, lower noise-figure and about the same power capability as bipolar transistors. Also, p-n junction FETs (JFETs) and insulated gate FETs (IGFETs) have advanced to microwave frequencies. The cross-sections of the various high-frequency FET structures are illustrated in Fig. 1, and their performance data are listed in Table I.

For high frequency operation, the intrinsic time-constant for charging the gate capacitance must be as short as possible. In addition, the parasitic reactances and the transit time of charge carriers through the high-field region must be minimized. These objectives are achieved (a) by shrinking the channel length to the minimum realizable size, (b) by selecting a device structure with low drain-to-channel and drain-to-gate capacitances, and (c) by choosing a semiconductor with large carrier mobility and large drift velocity at high fields. In GaAs, the conduction electrons have six-times larger mobility and two-times larger peak drift-velocity than in silicon. Therefore, GaAs FETs exhibit higher frequency operation than Si FETs. Electrons have larger mobility than holes in both GaAs and Si. Consequently, n-channel FETs are used exclusively for highest frequency applications (see Table I).

Silicon IGFETs with 1 μm channel length have been built with the vertical gate geometry (V-MOST) (2) and with double diffusion of the channel and source impurities under the same oxide layer (D-MOST) (3). IGFETs fabricated in silicon-on-sapphire (SOS-MOST) (4) exhibit very low drain-to-channel and drain-to-source capacitance. Up to 2 GHz, IGFETs are applied in high speed logic, ultralinear power amplifiers, low noise receivers and mixers. So far, practical IGFETs have been made only on silicon. Recent advances in anodic native oxides on GaAs (16), with an interface-state density of $1 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$, might lead to GaAs IGFETs in the near future.

FETs with a p-n junction gate of 1-2 μm length have been realized in silicon and in GaAs. In silicon, the p-regions are selectively implanted (5); in GaAs they are presently diffused (6),

or they are grown epitaxially and etched in mesa structures (7,8). Low noise JFET amplifiers have been built up to 4 GHz. A GaAs power JFET delivers 1 W output power with 6 dB gain and 26% (power added) efficiency at 6 GHz (7).

At this time, GaAs MESFETs have the largest current-gain bandwidth (20 GHz) and the highest frequency of oscillation (80 GHz) of all transistors. They operate like JFETs in a depletion mode, but instead of a p-n junction, the gate consists of a metal-to-semiconductor Schottky-barrier. The depletion layer under the metal gate restricts the conductive cross-section in the channel and controls the current flowing from drain to source. A scanning electron micrograph of a MESFET with 1 μm gate length is shown in Fig. 2. The active n-type layer is grown epitaxially on a semi-insulating GaAs substrate. This structure offers the same advantages as silicon-on-sapphire, i.e., very low parasitic capacitances. The device geometry is simple, easy to fabricate and can be applied to a variety of semiconductors. MESFETs have been built in Si (9), GaAs (10-13), InP (14) and GaInAs (15). Their performance characteristics are listed in Table I.

GaAs MESFETs are used for microwave amplification up to 18 GHz. They have very low noise performance ($\text{NF} = 2.7 \text{ dB}$ at 10 GHz (10)), only surpassed by parametric amplifiers. In Fig. 3, the noise figures of MESFET amplifiers are shown. MESFETs with multiple gate structures are also efficient power amplifiers. At 6 GHz, 0.9 W output power with 6 dB gain and 30% (power added) efficiency has been obtained (12). In addition, MESFETs are applied as microwave oscillators, mixers and modulators.

The GaAs MESFET with 1 μm gate length and 15 GHz current-gain bandwidth is a fast switch, ideally suited for high-speed logic. The basic NAND/NOR logic gate, shown in Fig. 4, has a signal propagation delay of 100 ps* (17) and a speed-power product of 4 pJ (18). Using this logic gate, a monolithic 1:8 frequency divider with three cascaded master-slave flip-flops has been built on GaAs (Fig. 5). This circuit provides stable frequency division from dc up to 2 GHz (18).

* Measured for a fanout of 3. Fastest bipolar logic gates exhibit a propagation delay twice as long.

FETs promise a great deal of potential for advances to even higher speed operation. Various device structures and semiconductor materials await further development. Progress with submicrometer channels using electro-beam lithography, with ion-implanted layers, and with suitable insulators on III-V compound semiconductors will open new perspectives for high-frequency FETs.

REFERENCES

- (1) Y. Morita et al., "Si UHF MOS High-Power FET," IEEE TRANS. ELECTRON DEVICES, Vol. ED-21, pp 733-734; Nov. 1974.
- (2) T. Heng, Westinghouse Research Labs., private communication.
- (3) R. Hansen, Signetics Corp., private communication (see also Signetics Data Sheet, SD-203/SD-308).
- (4) R. Ronen and L. Strauss, "The Silicon-On-Sapphire MOS Tetrode, Some Small-Signal Features LF to UHF," IEEE TRANS. ELECTRON DEVICES, Vol. ED-21, pp 100-109; Jan. 1974.
- (5) D. Lecrosnier and G. Pelous, "Ion-Implanted FET for Power Applications," IEEE TRANS. ELECTRON DEVICES, Vol. ED-21, pp 113-118; Jan. 1974.
- (6) R. Zuleeg, E. Biedl and A. Behle, "Broadband GaAs Field-Effect Transistor Amplifier," Air Force Avionics Lab., Technical Report AFAL-TR-73-109, Wright-Patterson AFB, Ohio, Mar. 1973.
- (7) C. Vergnolle, R. Funck and M. Laviron, "An Adequate Structure for Power Microwave FETs," 1975 Int. Solid-State Circuits Conf., DIG. TECH. PAPERS, pp 66-67.
- (8) S. Umebachi et al., "A New Heterojunction Gate GaAs FET," IEEE TRANS. ELECTRON DEVICES, Vol. ED-22, pp 613-614; Aug. 1975.
- (9) W. Baechtold et al., "Si and GaAs 0.5 μ m-Gate Schottky-Barrier Field-Effect Transistors," ELECTRON. LETT., Vol. 9, pp 232-234; May 1973.
- (10) M. Ogawa et al., "Sub-Micron Single-Gate and Dual-Gate GaAs MESFET's with Improved Low Noise and High Gain Performances," to be published in IEEE TRANS. MICROWAVE THEORY AND TECHNIQUES, Vol. MTT-24; June 1976.
- (11) C. Liechti, "Performance of Dual-Gate GaAs MESFETs as Gain-Controlled Low-Noise Amplifiers and High-Speed Modulators," IEEE TRANS. MICROWAVE THEORY AND TECHNIQUES, Vol. MTT-23, pp 461-469; June 1975.
- (12) M. Fukuta et al., "GaAs Microwave Power FET," to be published in IEEE TRANS. ELECTRON DEVICES.
- (13) I. Drukier et al., "Medium Power J-Band MESFET's," Conf. on Active Semiconductor Devices for Microwaves and Integrated Optics, Cornell Univ.; Aug. 1975.
- (14) J. Barrera and R. Archer, "InP Schottky-Gate Field-Effect Transistors," to be published in IEEE TRANS. ELECTRON DEVICES, Vol. ED-22; Nov. 1975.
- (15) D. Decker, R. Fairman and C. Nishimoto, "Microwave InGaAs Schottky-Barrier-Gate Field-Effect Transistors--Preliminary Results," Conf. on Active Semiconductor Devices for Microwaves and Integrated Optics, Cornell Univ.; Aug. 1975.
- (16) H. Hasegawa, K. Forward and H. Hartnagel, "New Anodic Native Oxide of GaAs with Improved Dielectric and Interface Properties," APPL. PHYS. LETT., Vol. 26, pp 567-569; May 1975.
- (17) R. Van Tuyl and C. Liechti, "High-Speed Integrated Logic With GaAs MESFETs," IEEE J. SOLID-STATE CIRCUITS, Vol. SC-9, pp 262-276; Oct. 1974.
- (18) R. Van Tuyl and C. Liechti, "High-Speed GaAs MSI," to be presented at the Int. Solid-State Circuits Conf.; Feb. 1976.

TABLE I. Performance Data of the High Frequency FET Structures Shown in Fig. 1.

Type*	Semi-conductor	Single/Dual Gate	Channel			Appli-cation*	Fre-quency (GHz)	Output Power CW (W)	Assoc. Power Gain (dB)	Small Signal Gain (dB)	Power Added Effic. (%)	Noise Figure (dB)	Assoc. Gain (dB)	Noise Measure + 1 (dB)	Max. Avail. Gain (dB)	Ref.
			Type	Length (μm)	Width (mm)											
<u>ICFET</u> MOST V-MOST SG D-MOST DG D-MOST DC SOS-MOST	Si	SG	n	5	20	P	0.7	16	6	10	26					(1)
	Si	SG	n	1	18	P	2	4	5	6	32					(2)
	Si	SG	n	1		LN	1					3.0	9.0	3.3		(3)
	Si	DG	n	1		LN,M	1					4.5	14	4.6	15	(3)
	Si	DG	n	4		M	0.5								25	(4)
<u>JFET</u> Silicon Diff. Junction Grown Junction Heterojunction	Si	SG	n	1	1.8	P	2.7	0.2	6.0		19					(5)
	GaAs	SG	n	2		LN	4					2.5	10	2.7	10	(6)
	GaAs	SG	n	1.5	6.1	P	6	1.0	6.0	7.0	26					(7)
	GaAs	SG	n	2		LN										(8)
<u>MESFET</u> Silicon LN SG GaAs LN SG GaAs LN DG GaAs P SG GaAs P SG GaAs LN SG InP LN SG GaInAs	Si	SG	n	0.5		LN	10					5.8			5.9	(9)
	GaAs	SG	n	0.5		LN	10					2.7	10.5	3.1	13	(10)
	GaAs	SG	n	1		LN	10					3.2	8.0	3.6	10	(11)
	GaAs	DG	n	1		LN,M	10					4.0	12	4.2	18	(11)
	GaAs	SG	n	1.5	5.2	P	6	0.9	6.0	7.0	30					(12)
	GaAs	SG	n	1.3	1.2	P	11	0.5	6.1	7.6	13					(13)
	GaAs	SG	n	1		LN	10					4.7	6.6	5.4	7.8	(14)
	InP	SG	n	1		LN						6.7	5.0	8.1	18	(15)
	GaInAs	SG	n	1		LN	7									

* LN - low noise amplification; P - power amplification; M - modulation, switching or amplification with controlled gain; SG - single-gate FET; DG - dual-gate FET.

IGFET

- MOST** (P11)
- V-MOST** (P12)
- D-MOST** (LN, M13)
- SOS-MOST** (M14)

JFET

- Si-JFET**
- GaAs-JFET**
 - VERTICAL CHANNEL** (P151)
 - DIFFUSED JUNCTION** (N161)
 - GROWN JUNCTION** (P171)
 - METEJO-JUNCTION** (LN181)

MESFET

- Si-MESFET** (LN191)
- InP-MESFET** (LN141)
- GaInAs-MESFET** (LN1151)
 - LOW NOISE**
 - SINGLE GATE** (LN1101)
 - DUAL GATE** (LN, M1111)
 - POWER**
 - SINGLE GATE** (P172, 131)

Legend:

- Alloyed ohmic contact
- Metal
- n-type, high doping
- n-type, low doping
- p-type, high doping
- p-type, low doping
- Semi-insulating GaAs or InP or Sapphire
- SiO₂

Legend:

- S: Source
- G: Gate
- D: Drain
- P: Power FET
- M: Modulation, Dual-Gate FET
- LN: Low Noise FET

Fig. 1. This "family tree" of high-frequency FETs shows the cross-sections of the FET structures. Their performance characteristics are listed in Table I.




Fig. 2. The scanning electron micrograph shows the center section of a low-noise GaAs MESFET. The source and drain are alloyed ohmic contacts to the underlying conductive layer. The gate is the 1 μm wide metal stripe forming a Schottky contact. To the right, the gate metal runs over a mesa step and widens on the semi-insulating GaAs substrate into a large bonding pad.




Fig. 3. The noise figure versus frequency graph summarizes performance of experimental MESFET amplifiers. The solid lines represent narrow-band amplifiers, and the circles show noise figures of the MESFETs used in the first stages. The broken lines illustrate the noise performance of wide-band amplifiers.




Fig. 4. This logic gate with GaAs MESFETs exhibits 100 ps signal propagation delay (17). The dual-gate MESFET performs the NAND function and the single-gate MESFET in parallel the NOR function. Since these MESFETs operate in the depletion mode, dc level shifting with forward-biased Schottky diodes is required.




Fig. 5. This MSI circuit on GaAs provides stable 1:8 frequency division from dc to 2 GHz (18). Each binary divider consists of a master-slave flip-flop incorporating four of the logic gates shown in Fig. 4.

PROGRESS IN DIGITAL INTEGRATED ELECTRONICS

Gordon E. Moore

Intel Corporation

Santa Clara, California

Complexity of integrated circuits has approximately doubled every year since their introduction. Cost per function has decreased several thousand-fold, while system performance and reliability have been improved dramatically. Many aspects of processing and design technology have contributed to make the manufacture of such functions as complex single chip microprocessors or memory circuits economically feasible. It is possible to analyze the increase in complexity plotted in Figure 1 into different factors that can, in turn, be examined to see what contributions have been important in this development and how they might be expected to continue to evolve. The expected trends can be recombined to see how long exponential growth in complexity can be expected to continue.




Fig. 1. Approximate component count for complex integrated circuits vs. year of introduction.

A first factor is the area of the integrated structures. Chip areas for some of the largest of the circuits used in constructing Figure 1 are plotted in Figure 2. Here again, the trend follows an exponential quite well, but with significantly lower slope than the complexity curve. Chip area for maximum complexity has increased by a factor of approximately 20 from the first planar transistor in 1959 to the 16,384-bit charge-

coupled device memory chip that corresponds to the point plotted for 1975, while complexity, according to the annual doubling law, should have increased about 65,000-fold. Clearly much of the increased complexity had to result from higher density of components on the chip, rather than from the increased area available through the use of larger chips.




Fig. 2. Increase in die area for most complex integrated devices commercially available.

Density was increased partially by using finer scale microstructures. The first integrated circuits of 1961 used line widths of 1 mil (≈ 25 micrometers) while the 1975 device uses 5 micrometer lines. Both line width and spacing between lines are equally important in improving density. Since they have not always been equal, the average of the two is a good parameter to relate to the area that a structure might occupy. Density can be expected to be proportional to the reciprocal of area, so the contribution to improved density vs. time from the use of smaller dimensions is plotted in Figure 3.