WSPC—COSTED SERIES IN EMERGING TECHNOLOGY

# Physics of Semiconductor Devices

PROCEEDINGS OF THE FOURTH INTERNATIONAL WORKSHOP

Madras (India) December 10-15 1987

Editors

S C JAIN & S RADHAKRISHNA



World Scientific
Singapore • New Jersey • Hong Kong



COMMITTEE ON SCIENCE & TECHNOLOGY IN DEVELOPING COUNTRIES

## Physics of Semiconductor Devices

### PROCEEDINGS OF THE FOURTH INTERNATIONAL WORKSHOP

Madras (India) December 10-15 1987

Editors

### S C JAIN

Former Director
Solid State Physics Laboratory
New Delhi

### S RADHAKRISHNA

Professor – Department of Physics Indian Institute of Technology Madras





### Published by

World Scientific Publishing Co. Pte. Ltd. P.O. Box 128, Farrer Road, Singapore 9128

U. S. A. office: World Scientific Publishing Co., Inc. 687 Hartwell Street, Teaneck NJ 07666, USA

Library of Congress Cataloging-in-Publication data is available.

### IV INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES

Copyright © 1987 by World Scientific Publishing Co Pte Ltd.

All rights reserved. This book, or parts thereof, may not be reproduced in any form or by any means, electronic or mechanical, including photocopying, recording or any information storage and retrieval system now known or to be invented, without written permission from the Publisher.

ISBN 9971-50-531-2 9971-50-532-0 pbk

### Physics of Semiconductor Devices

### PREFACE

The Fourth International Workshop on Physics of Semiconductor Devices is being organised in the Department of Physics, Indian Institute of Technology, Madras, India during December 10-15 1987. We are grateful to all the invited speakers who have sent their manuscripts in advance to enable us to prepare the proceedings in time for the Workshop. This year the emphasis has been on microelectronics, VLSI, and special aspects related to semiconductor applications.

We would like to express our grateful appreciation of the support provided by Department of Science and Technology, Defence Research and Development Organisation and several other government departments.

We gratefully acknowledge the support provided by Messers World Scientific Publishers for having brought out the proceedings in time for the Workshop in the very short time given to them.

- S C Jain
- S Radhakrishna

November 15, 1987.

### **ACKNOWLEDGEMENTS**

The International Workshop has received support from the following organisations and wishes to express its appreciation for their financial assistance.

Committee on Science & Technology in Developing Countries (COSTED) of International Council of Scientific Unions (ICSU) Defence Research & Development Organisation Bharat Electronics Limited Bharat Heavy Electricals Limited Central Electronics Engineering Research Institute Central Electronics Limited Council of Scientific and Industrial Research Department of Electronics Department of Non-conventional Energy Sources Department of Science and Technology Indian National Science Academy Indian Institute of Technology, Kanpur Indian Institute of Technology, Madras International Centre for Theoretical Physics - Trieste National Physical Laboratory Solid State Physics Laboratory University Grants Commission Deutsche Forschungsgemeinschaft - Germany

### CONTENTS

Preface	v
MICROELECTRONICS	
Novel MOSFET Structures for Integrated  Magnetic Field Sensors  B S Gill, D Misra & E Heasell	3
Performance - Directed Synthesis of VLSI Systems  J Allen	13
A Steady-State Model for the Insulated Gate Bipolar Transistor  A R Hefner Jr., D L Blackburn & K F Galloway	22
Recent Developments in Physics of Silicon Di-Oxide Very Thin Films for VLSI. New Oxidation Models and Electrical Characterization G Kamarinos	39
Electrical Characterization of Very Thin SI Epitaxial Layers Used for Bipolar VLSI  P Spirito, S Bellone & C M Ransom	48
HEMT LSI: Status and Trends  T Mimura, M Abe, J Komeno & K Kondo	58
ISIT: Ultra High Speed Ballistic Devices  J Nishizawa	67
Physical Limits of VLSI  A Jakubowski & A Swit	76
Problems of Extraction of MOS Transistor Parameters  K Iniewski, A Jakubowski & B Majkusiak	85
An Analytical Model and Computer Simulation of the J-V  Characteristics of N <sup>+</sup> PN <sup>+</sup> (P <sup>+</sup> NP <sup>+</sup> ) Two-Terminal Devices  Z J Staszak, S C Jain & R H Mattson	95

A Quasi One-Dimensional Model for Short-Channel MOST C R Viswanathan			
VLSI Packaging Design Methodology Considerations  J L Prince, O A Palusinski, Z J Staszak & M R Scheinfein	115		
MOSFET Modeling for VLSI Simulation  N D Arora	126		
Pulse Anneal Processing in Three-Dimensional Microelectronics  L N Aleksandrov	136		
Measurement and Control of Mechanical Properties of Thin Films H Guckel & D W Burns	142		
Flicker Noise in Semiconductor Devices  R Sharan	151		
Junction Termination — A Technique for Near Ideal Breakdown in Planar Junctions S Ahmad	157		
Some Implications of Miniaturisation of Semiconductor Devices  M Satyam, K Ramkumar & K S Gurumurthy	168		
Submicron CMOS Technology  D K Sharma	183		
Computer Integrated Manufacturing Science and Technology for VLSI  K C Saraswat	193		
Non-Equilibrium Carrier Transport in Hot Electron and Heterojunction Bipolar Transistors  J R Hayes	198		
Some Aspects of Lightly Doped Drain Transistor  W S Khokle, P N Andhare, R K Nahar,  N M Devashravee & S Chandra	208		

### **MATERIALS**

Recent Advances in Silicon Devices S C Jain & K H Winters			
Modeling Semiconductor Devices with Position-Dependent  Material Parameters  A H Marshak	238		
Oxygen-Related Defects in Silicon  G Pensl & M Schulz	<b>2</b> 49		
Interface Properties of InP-Dielectric Systems  R Blanchet	261		
Recent Analytical Efforts to Model Minority Carrier Transport in Moderately to Heavily Doped Semiconductor Regions C R Selvakumar	269		
Deposition and Direct Writing of AI on Si by Light-Assisted Chemical Processing  J E Bouree	279		
1/f Noise in Semiconductor Devices: Theory and Applications B Pellegrini	290		
Recent Developments of Low Temperature Epitaxial Growth of Semiconductors T Hariu	300		
Electronic Properties of CVD Amorphous Silicon S M Pietruszko	310		
Thermal Considerations in the Design of Millimeter Wave Devices  / Chandra	320		
Overview of Power Semiconductor Devices  H Mehta & V A K Temple	<b>3</b> 29		

Thin Film Polycrystalline Devices Using Ternary Semiconductors  R W Miles, M Carter, A Knowles, S Arshed, H Oumous & R Hill	337
Layer Compounds and Their Use as Secondary Battery Electrodes  A A Balchin	346
Oxide Materials in Semiconductor Science and Technology  C A Hogarth	356
Topological Reasoning of Thermodynamic and Kinetic of CVD Processes  V A Voronin, V A Prochorov, M I Dronyuk & V A Goliousov	366
DLTS Investigations of the Metastability of the DX Centre in MBE Grown Algaas  Y N Mohapatra, V Kumar, S Subramanian & B M Arora	369
Dry Oxidation of Silicon: Growth Kinetics for Thin Oxides  J Vasi, S S Moharir & A N Chandorkar	378
The Changing Nature of Reliability Physics  J W Lathrop	389
Phase Diagram Studies in the Te-RICH HgCdTe System S C Gupta, F R Chavda & A K Garg	399
Growth, Characterization and Heavy-Doping Effects in Indium Phosphide  D N Bose & B Seishu	408
Liquid Phase Epitaxial Growth of $In_{1-x}Ga_xAs_yP_{1-y}(y\approx 2.2x)$ Lattice Matched to InP S S Chandvankar & B M Arora	413
PHOTOVOLTAICS	
Technology and Characteristics of Amorphous Silicon for Solar Cells Applications  F P Califano	435

New Type of Heterostructures for Solar Cells  B L Sharma, G C Dubey & V K Jain	445
Considerations for Optimizing Light Coupling to Solar Cells in a Flat-Plate Photovoltaic Module  B L Sopori	463
Effect of Annealing on Electrical Activity of Surfaces in Silicon  R Kumar, R K Kotnala, N K Arora & B K Das	<b>4</b> 73
Physics and Technology of Thin Film Polycrystalline Solar Cells  P K Ajmera	486
GALLIUM ARSENIDE DEVICES	
Electron and Hole Injections into Semi-Insulating GaAs and Implications for Side-Gating of LSI Circuits  K Lehovec & H Bao	499
Present Status and Future Trends of High Speed Devices Using GaAs and Related Compounds  H Hasegawa	511
The Physics of Resonant Tunnelling in Gallium Arsenide Heterostructure  D K Roy & A Ghosh	520

### **MICROELECTRONICS**

### Novel MOSFET Structures for Integrated Magnetic Field Sensors

B.S. Gill, D. Misra and E. Heasell

Elect. Eng. Dept., Univ. of Waterloo, Ontario, Canada.

### Introduction

The development of integrated, sensor devices has become a significant activity. The MOSFET structure in particular has been employed for ionic and gaseous sensing and for the detection of magnetic fields.

Magnetic field sensors, based on MOS technology, or MAGFETS, are attractive in a range of sensor applications, magnetic bar-code readers, displacement or rotation transducers etc. They lend themselves well to integration with on-chip data processing.

### 1, The conventional MAGFET.

A variety of magnetic field sensitive devices have been described. A recent review [1]. gives an excellent, overall picture of current work.

The devices all rely upon some variant of the Lorentz force or Hall effect. The attraction of the MOS family is based upon a naive application of the Hall effect formula:

$$V_H = R_H BI(W/t)$$
 (1.1)

 ${\rm V_H}$  is the Hall voltage,  ${\rm R_H}$  the Hall coefficient, W the width of the conducting channel and 't' its thickness.

The available Hall voltage is governed by consideration of the permissable power dissipation in the device, and by the Hall coefficient  $R_{\rm H}$ . Conventional Hall sensors exploit the larger carrier mobilities available in the III-V compounds, InAs in particular.

Conventional, flat-plate, Hall transducers, fabricated from Silicon, are less useful since the available electron mobility, even in pure material is low. The MOSFET structure allows the realisation of very large values of (W/t), it might seem idealy suited to the development of Hall effect transducers, exploiting standard n-MOS technology.

To achieve such a sensor, more-or-less conventional MOSFET devices, using two, isolated drain diffusions have been employed, [2]. Typical structures are shown in Fig.1. These devices have been called MAGFET's, [3]. Such devices exhibit a differential redistribution of the channel current, between the drains, in the presence of a magnetic field. The sensitivity is quite poor. However, when operating in saturation, the electrical output impedance is high, and standard MOS, active loads may be used to achieve larger output signals, [2].

In fact the design of these devices is at fault. The split-drain configuration is sensitive to the charge redistribution in the channel, not to the actual Hall field or voltage. The charge distribution needed to sustain even a large Hall-field, is very small. (indeed if  $E_{\rm H}$  is uniform, then only a small surface charge, at the channel edges, is needed).

Charge separation can occur only over a short distance in the immediate vicinity of the drain, where the carriers are free to move laterally.

The mobility of electrons in the channel of a MOSFET is reduced both by the additional scattering resulting from the extreme narrowness of the channel, as well as by velocity saturation effects, observed also in bulk material, at high fields. The saturation of carrier velocity is especially significant in the drain region of a MOSFET, operating in saturation.

Since the chordal mobility falls, the Hall angle decreases and the deflection of the carriers, by the Lorentz force, is reduced. In addition, the carrier are only deflected in the region immediately adjacent to the drains, so that current redistribution occurs only over a very small fractin of the total channel length.

The next structure described attempts to ovecome these limitations.

### 2, The Graded Gate MAGFET.

To limit the longitudinal electric field in the channel, and to increase the path length over which it operates, we modify both the gate and drain structure of the device.

We use a resistive (refered to as GRADED) gate structure. Ohmic contacts to the ends of the gate permit the application of either aiding or retarding fields in the channel. The gate is made of undoped polysilicon and exhibits a resistance of around  $10^9$  ohms. Power dissipation, due to the gate bias is negligible, [4].

To prevent the Hall field from developing, lateral drain diffusions are placed along either side of the channel. These diffusions ( refered to as lateraal-drains ), are biased so that the drain potentials are more positive

than the surface potential at any point in the channel. Fig.2. In some devices a third drain is placed at the end of the channel, in order to collect undeflected carriers.

The theory for the simple GGFET (without lateral drains) can be derived, assuming an Ihanolta-Moll type model (drift only). The analysis confirms that it is possible to achieve reasonably uniform, electric fields over the entire length of the channel. We can arrange operation to avoid the major effects of velocity saturation. These devices exhibit significantly higher sensitivities. The sensitivity is, as anticipated, an increasing function of the aiding, gate field. Fig.3.

### Fig.3b shows the offset current versus

A first order model of the channel potential, in the presence of an external, magnetic field, predicts sensitivities in fair agreement with experiment. The device sensitivity can be determined by solving the lateral diffusion problem and integrating along the drains. Fig. 4.

In the structures considered, we can regard the drain currents as a superposition of two components, the carriers deflected by the Lorentz force in the channel, and a much larger, undeflected portion, which ideally divides evenly, between the drains. In practice, due to manufacturing tolerances, the current does not divide symmetrically in the absence of an external field.

In an attempt to avoid the latter problem we consider the inclusion of an additional drain diffusion, to collect undeflected carriers.