



Edited by Krishna Seshan

Handbook of Thin Film Deposition


Handbook of Thin Film Deposition

Techniques, Processes, and Technologies

Third Edition

Edited by

Krishna Seshan







William Andrew is an imprint of Elsevier 225 Wyman Street, Waltham, 02451, USA The Boulevard, Langford Lane, Kidlington, Oxford OX5 1GB, UK

First edition 2001 Second edition 2001 Third edition 2012

Copyright © 2012 Elsevier Inc. All rights reserved

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or any information storage and retrieval system, without permission in writing from the publisher. Details on how to seek permission, further information about the Publisher's permissions policies and arrangements with organizations such as the Copyright Clearance Center and the Copyright Licensing Agency, can be found at our website: www.elsevier.com/permissions.

This book and the individual contributions contained in it are protected under copyright by the Publisher (other than as may be noted herein).

Notice

Knowledge and best practice in this field are constantly changing. As new research and experience broaden our understanding, changes in research methods, professional practices, or medical treatment may become necessary.

Practitioners and researchers must always rely on their own experience and knowledge in evaluating and using any information, methods, compounds, or experiments described herein. In using such information or methods they should be mindful of their own safety and the safety of others, including parties for whom they have a professional responsibility.

To the fullest extent of the law, neither the Publisher nor the authors, contributors, or editors, assume any liability for nay injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use operation of any methods, products, instructions, or ideas contained in the material herein.

Library of Congress Cataloging-in-Publication Data

A catalog record for this book is available from the Library of Congress

British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library

ISBN: 978-1-4377-7873-1

For information on all Elsevier publications visit our website at elsevierdirect.com

Working together to grow libraries in developing countries

www.elsevier.com | www.bookaid.org | www.sabre.org

ELSEVIER

BOOK AID

Sabre Foundation

Handbook of Thin Film Deposition

Techniques, Processes, and Technologies

To my many teachers, particularly Dr. David Dew-Hughes, teacher, tutor, mentor, and friend.

Foreword

Gordon E. Moore

Increasingly, any reference to the current technology for the manufacture of integrated circuits as "semiconductor technology" is a misnomer. By now, the processing relating to the silicon itself contributes relatively few steps to the total while the various processes associated with the deposition and patterning of the increasing number of metal and insulating films have grown in importance. Where the first metal-oxide-transistor circuits of the 1960s took five masking steps to complete, and even early silicon-gate circuits with single metal layer interconnections took only seven, modern circuits with as many as six layers of metal take well in excess of twenty. Not only are there more layers but also the composition of those layers is often complex. Metal conduction layers might require barrier films to prevent interdiffusion or to enhance adhesion. Insulators not only isolate circuit elements electrically but are also used to prevent ions from harming the electrical properties of the transistors. In fact, if the technology for integrated circuit manufacture as practiced today were named for the majority of the processing steps, the technology could probably be more accurately described as *thin-film technology*.

Consistent with this change, the processing for the deposition and patterning of films has received major research and engineering emphasis and has evolved rapidly over the last few decades. Whereas in the 1960s, thermal oxidation or vapor deposition was sufficient for the insulators and evaporation or sputtering of aluminum took care of the needs for conductors, a large variety of sophisticated deposition techniques have since grown with the industry. Today, one can control both the electrical and the mechanical properties while achieving uniform and reproducible films from a few atomic layers thick to several micrometers. The chemistry and physics of the films are becoming increasingly better understood, but as they are, the demands of the device designer are becoming more stringent. For example, whereas the dielectric constant of silicon oxide-based insulators was accepted as a design parameter to live with for 30 years or so, capacitance associated with interconnections can now be a real limitation on circuit performance. Designers want an insulator with all the good properties they have come to love with SiO₂, but with a dielectric constant as close to that of a vacuum as possible. Similarly, with conductors no one will be happy until we have roomtemperature superconducting films in multilayered structures.

The simple furnaces and evaporators of yesteryear have become multichamber creations of stainless steel that allow a series of processes to be done without exposing the work to air. The lithography machines for creating the desired precise and fine-scaled patterns now cost several million dollars each as the industry pushes the limits of optical systems in the continuing pursuit of performance and small size.

x Foreword

The cumulative investment in developing and improving processes must exceed a hundred billion dollars by now. Such a huge investment of money and technical talent has created a vast amount of knowledge, much of which is summarized in this volume.

The film technology developed primarily for the silicon integrated circuit industry is finding its way into several other areas of application. It has become a general technology for designing and constructing complex structures, layer by layer. Microelectromechanical devices use the same deposition and patterning techniques. Microfluidic gadgets with microsized pipes, valves, and all the plumbing necessary to make tiny chemical factories or analytical laboratories are increasingly important and again use the film technologies that grew up around semiconductor integrated circuits. Even the gene chips the biotech industry use to speed up their analysis come from the same bag of tricks.

This book takes a snapshot of the state of the art in various technologies relating to thin films. It brings together in one convenient location a collection of the research results that have been gathered by many groups over the last few decades. It will be something that the concerned engineer will return to time after time in the course of his or her work. This is the forefront of science and process engineering with important bearing on many modern industries.

Originally Published in Second Edition (2001)

Preface

No editor undertakes the reediting of a handbook lightly. However, the following reasons compel a reexamination and the addition of new chapters. The reason and the new organization are described below.

The semiconductor industry has undergone a sea change since the publication of the second edition (*Handbook of Thin Film Deposition*) in 2001. At that time, the 130 nm (0.13 μm) technology node was still being researched; most of the production was on 450 nm (0.45 μm). Optical lithography—with many doubts as to its longevity—of line and space below 100 nm (0.1 μm) was used with 8 in. wafers. Aluminum—copper (Al–Cu) interconnects—sometimes with tungsten (W) plugs insulated by plasma-enhanced chemical vapor deposition (PECVD-Oxide)—defined interconnect technology. Although IBM had developed lead (Pb) bumps (IBM C4 Process), wire bonding was used extensively for input-output in most other companies. Single-core 3 GHz processors were then current. Today, processors use strained layers to enhance p-channel mobility, while optical lithography seems to have no limit. Interconnects have changed entirely, with copper damascene defining both the interconnect and the via. Lead-free bumps on 12 in. wafers with 22 nm line and space width using optical lithography are the industry standard. Multicore processors have made the GHz benchmark obsolete, and computers are more efficient in thermal management than a decade ago.

This third edition is devoted to the new films and processes now used in the industry. It offers answers to the pressing question of how continued scaling of printed dimensions influences the choice of both thin-film composition and deposition conditions and equipment. Material new to this edition includes a section on copper interconnect technology, two chapters dealing with current CVD issues comprising a chapter on equipment development, and an entirely new chapter devoted to novel applications of CVD thin films. A whole new section with topics covered include "Optical Thin Films," "Solar Energy Applications," and "Thin Films in Memory Applications." A new chapter on Physical Vapor Deposition (PVD) has also been added.

Rather than a pedagogical textbook, this is a reference book where practicing engineers may get overviews of different aspects of this rapidly developing technical field. To prolong the relevance of this handbook in changing times, both a print and a web edition will be offered; the online version will provide continuing updates, as well as access to many classic chapters from the second edition.

xii Preface

The editor is of the opinion that optical signal transport and switches will have to become a part of the microprocessor, for speed and other benefits. Therefore, a new chapter on Optical Films, by Angus Macleod, has been included.

There are certain topics that intentionally are not covered. These include magnetic thin films for storage, thin films in light emitting diodes, and optical data storage. This is largely because these topics are well covered in other handbooks. Perhaps future editions of this book will include these subjects.

Krishna Seshan June 2012

Acknowledgments

Many people have helped in the crafting of this third edition; first, of course, the many contributors, who have taken time from their busy lives to write. Chris Petti and Dominic Schepis assisted, edited, and improved greatly the level of the book. I also thank the Editorial staff at Elsevier—particularly the Senior Publisher at Elsevier, Matthew Deans, and several members of his editorial team: Andrea Sellers, Frank Hellwig, and especially David Jackson who rendered invaluable help, support, and counsel during the construction of this handbook.

Lastly, I must offer apologies to my wife Patricia, who has endured a year of absence and neglect and who continues to provide support.

About the Editor

Dr. K. Seshan has degrees in low-temperature physics (UK) and a PhD in Materials Engineering from the University of California, Berkeley. After teaching at the University of Arizona for 7 years, he worked at IBM and then Intel Corp. His work has largely been in process development and integration of the manufacture process. He is presently retired and involved in University teaching and curriculum development. He serves on the boards of start-ups, does consulting work, and is presently involved in robotic product development and technical writing.

List of Contributors

Michael Belyansky

IBM Semiconductor R&D Center, Hopewell Junction, New York, NY, USA

Kenneth C. Cadien

Professor, Department of Chemical and Materials Engineering, University of Alberta, Canada

Loren A. Chow

Intel Corporation, 2200 Mission College Boulevard, Santa Clara, California, USA

Jin Cai

IBM Research, Watson Research Center, Yorktown, NY, USA

Robert H. Dennard

IBM Research, Yorktown Heights, New York, USA

Jeffrey Gambino

IBM Microelectronics, Burlington, Vermont, USA

S.B. Herner

Glo USA, Inc., California, USA

Mohamed M. Hilali

Twin Creeks Technologies, San Jose, California, USA

Arvind Kumar

IBM Research, Watson Research Center, Yorktown, NY, USA

Angus Macleod

Thin Film Center Inc., Tucson, AZ, USA

Lucy Nolan

Department of Chemical and Materials Engineering, University of Alberta, Canada

Christopher J. Petti

Twin Creeks Technologies, San Jose, California, USA

Gopalkrishna Prabhu

Twin Creeks Technologies, San Jose, California, USA

xviii List of Contributors

Dominic J. Schepis

IBM Semiconductor R&D Center, Hopewell Junction, New York, USA

Krishna Seshan

Educator, California, USA

Andrew H. Simon

IBM Microelectronics, Hopewell Junction, New York, USA

Contents

| | eword | 'ı | ix | | |
|-----------------|------------|--|------------|--|--|
| Pre | | | xi xiii | | |
| Acknowledgments | | | | | |
| | | Editor | XV | | |
| List | of Co | ontributors | xvii | | |
| | | | | | |
| SC | ALI | NG | | | |
| Intr | oduct | ion to Chapter 1 | 1 | | |
| Don | ninic J | . Schepis and Krishna Seshan | | | |
| 1 | A Pe | erspective on Today's Scaling Challenges and Possible Future | | | |
| | Directions | | | | |
| | Robe | ert H. Dennard, Jin Cai, and Arvind Kumar | | | |
| | 1.1 | Introduction | 3 | | |
| | 1.2 | Review and Update of Generalized Scaling | 4 | | |
| | 1.3 | Energy/Performance Considerations | 6 | | |
| | 1.4 | Design Issues with Back-Gated Thin SOI CMOS | 10 | | |
| | 1.5 | Carrier Confinement and Quantization Effects | 13 | | |
| | 1.6 | Potential of Low-Temperature Operation | 15 | | |
| | 1.7 | Conclusion | 17 | | |
| | | nowledgments | 17 | | |
| | Refe | rences | 17 | | |
| 2 | Scali | ing and Its Implications for the Integration and Design of | | | |
| | | Film and Processes | 19 | | |
| | Krisi | Krishna Seshan | | | |
| | 2.1 | Scaling: Basics, Causes, and Consequences | 19 | | |
| | 2.2 | FEOL Scaling: State of the Art Transistors Described in Refs [51,52] | 23 | | |
| | 2.3 | Silicon on Insulator and System on a Chip | 27 | | |
| | 2.4 | Back End of the Line Scaling | 28 | | |
| | 2.5 | International Technology Roadmap for Semiconductors, See Ref. [65] | 31 | | |
| | 2.6 | Miscellaneous Effects | 31 | | |
| | 2.7 | Scaling and Reliability | 32 | | |
| | 2.8 | Economics of Scaling | 33 | | |
| | 2.9 | Summary and Conclusions | 33 | | |
| | | | | | |

vi

| | | nowledgments | 33 |
|-----|--------|---|----------|
| | | rences | 34 |
| | | endix 1: Basis for Scaling: Shannon's Theorem | 37 |
| | | endix 2: Rent's Rule and Consequences for Scaling | 37 |
| | Appe | endix 3: Comparison of Changes and New Materials Going from | 20 |
| | A | Micro- to Nanotransistors | 38 |
| | | endix 4: Summary of Back-End Changes in Materials and Processing endix 5: List of Abbreviations | 39 40 |
| | Аррс | sidix 5. List of Abbreviations | 40 |
| 3 | Scali | ing—Its Effects on Heat Generation and Cooling of Devices. | |
| | A "T | 'hermal Moore's" Law? | 41 |
| | Krish | nna Seshan | |
| | 3.1 | Purpose of This Section | 41 |
| | 3.2 | Heat Generation Trends from Chips | 41 |
| | 3.3 | The Chip-Cooling Problem and Its Importance | 42 |
| | 3.4 | Definition of TDP, Thermal Resistance, TDD Versus SPECINT; | |
| | | and Their Use [4] | 43 |
| | 3.5 | Where Is the Need for Cooling? | 44 |
| | 3.6 | The Cooling Package Design | 45 |
| | 3.7 | Role and Kind of Packages | 45 |
| | 3.8 | The Inefficiency of Computing: The Dilemma | 48 |
| | 3.9 | Kinds of Electronic Packages | 49 |
| | | In Conclusion: A Thermal Moore's Law? | 49 |
| | | nowledgments | 50 |
| | Refe | rences | 50 |
| Sun | nming | Un | 53 |
| | _ | l. Schepis and Krishna Seshan | 33 |
| Don | unic J | . Schepis and Krishna Seshan | |
| | | | |
| TH | IN F | TLM DEPOSITION, EQUIPMENT AND PROCESSING | G |
| | | | |
| 4 | _ | tter Processing | 55 |
| | | rew H. Simon | rian to |
| | 4.1 | Introduction | 55 |
| | 4.2 | Energy and Kinematics of Sputtered Atoms | 56 |
| | 4.3 | Energy Dependence of Sputtering | 57 |
| | 4.4 | Plasmas and Sputtering Systems | 59 |
| | 4.5 | Reactive Sputter Deposition | 63 |
| | 4.6 | Sputter-Tool Design and Applications for Semiconductor | |
| | | Technology | 65 |
| | 4.7 | Contamination and Metrology | 78 |
| | 4.8 | Future Directions | 85 |
| | Refe | prences | 24 |

Contents

| 5 | Thir | Thin-Film Strain Engineering and Pattern Effects in | | | | | |
|---|-----------------|--|-----|--|--|--|--|
| | Dielectrics CVD | | | | | | |
| | Mich | Michael Belyansky | | | | | |
| | 5.1 | | | | | | |
| | 5.2 | The Basics of Strained Silicon Technology | 90 | | | | |
| | 5.3 | Strain Metrology and Characterization Techniques | 95 | | | | |
| | 5.4 | Stress in Amorphous Dielectric Thin Films | 99 | | | | |
| | 5.5 | CVD Techniques Aimed at Generation of High Intrinsic | | | | | |
| | | Stress in Dielectric Thin Films | 105 | | | | |
| | 5.6 | Pattern Effects in Dielectrics CVD | 107 | | | | |
| | 5.7 | ALD of FEOL Dielectric Thin Films | 117 | | | | |
| | 5.8 | 5.8 Conclusions | | | | | |
| | Acknowledgments | | | | | | |
| | Refe | erences | 121 | | | | |
| 6 | Equ | Equipment and Manufacturability Issues in CVD Processes | | | | | |
| | | en A. Chow | | | | | |
| | 6.1 | Introduction | 127 | | | | |
| | 6.2 | Basic Principles of CVD | 128 | | | | |
| | 6.3 | A Brief History of CVD Equipment | 130 | | | | |
| | 6.4 | CVD Applications and Their Impact on Scaling | 136 | | | | |
| | 6.5 | Contamination and Metrology | 141 | | | | |
| | 6.6 | Summary of CVD Technologies | 146 | | | | |
| | 6.7 | CVD Tool Selection for Research and Manufacturing | 160 | | | | |
| | 6.8 | CVD Trends and Projection | 163 | | | | |
| | Refe | erences | 165 | | | | |
| 7 | | CMP Method and Practice | | | | | |
| | | Kenneth C. Cadien and Lucy Nolan | | | | | |
| | 7.1 | Introduction | 179 | | | | |
| | 7.2 | | 181 | | | | |
| | 7.3 | Silicon-Based Materials | 191 | | | | |
| | | Polishing of Metals | 193 | | | | |
| | 7.5 | Future Directions | 215 | | | | |
| | Refe | 216 | | | | | |
| 8 | | Process Technology for Copper Interconnects | | | | | |
| | 00 | rey Gambino | | | | | |
| | 8.1 | | 221 | | | | |
| | 8.2 | Device Scaling | 222 | | | | |
| | 8.3 | Copper Interconnect Processing | 225 | | | | |
| | 8.4 | | 239 | | | | |
| | 8.5 | Conclusion | 256 | | | | |
| | Refe | erences | 256 | | | | |

viii Contents

| N | JEW | Δ | PPI | JCA' | TIC | PIN |
|----|-----------|---|-----|------|-----|-----|
| 4. | 4 8 7 8 8 | | | / | | |

| 9 | Opti | cal Thin Films | 271 | |
|-----|-----------------------------|--|------------|--|
| | Angus Macleod | | | |
| | 9.1 | | | |
| | 9.2 | Nature of Light | 271 272 | |
| | 9.3 | Surfaces and Films | 274 | |
| | 9.4 | Optical Materials | 278 | |
| | 9.5 | Metals and Dielectrics in Coatings | 280 | |
| | 9.6 | Admittance Transformer | 282 | |
| | 9.7 | Applications to Coatings | 283 | |
| | 9.8 | Coating Manufacture | 295 | |
| | 9.9 | | 301 | |
| | | Production Tolerances | 301 | |
| | | Optical Instruments. Modeling Their Optical Behavior | 302 | |
| | | Future Possibilities | 307 | |
| | | Acknowledgments | | |
| | Further Reading | | | |
| | References | | | |
| 10 | Thin Films in Photovoltaics | | | |
| | Chri. | stopher J. Petti, Mohamed M. Hilali, and Gopalkrishna Prabhu | 313 | |
| | | Introduction | 313 | |
| | 10.2 | PV Cell Structure and Operation | 315 | |
| | | Manufacturing Processes | 321 | |
| | | Cost and Performance Comparisons | 343 | |
| | | Reliability Survey | 345 | |
| | | Future Trends | 349 | |
| | | Summary and Conclusions | 349 | |
| | | rences | 350 | |
| 11 | Appl | ication of Thin Films in Semiconductor Memories | 361 | |
| | S.B. Herner | | | |
| | 11.1 | Introduction | 361 | |
| | 11.2 | DRAM | 363 | |
| | 11.3 | Flash Memory | 371 | |
| | | Alternative Memories | 375 | |
| | | Summary | 379 | |
| | | rences | 379 | |
| Ind | ex | | 383 | |