
# Solving Linear Systems on Vector and Shared Memory Compute

Jack J. Dongarra, Iain S. Duff, Danny C. Sorensen, and Henk A. van der Vorst





# Solving Linear Systems on Vector and Shared Memory Computers

Jack J. Dongarra University of Tennessee and Oak Ridge National Laboratory

Iain S. Duff Rutherford Appleton Laboratory, CERFACS, and University of Strathclyde

Danny C. Sorensen Rice University

Henk A. van der Vorst Utrecht University



The royalties from the sales of this book are being placed in a fund to help students attend SIAM meetings and other SIAM related activities. This fund is administered by SIAM and qualified individuals are encouraged to write directly to SIAM for guidelines.

© 1991 by the Society for Industrial and Applied Mathematics Second printing 1993.

All rights reserved. No part of this book may be reproduced, stored, or transmitted in any manner without the written permission of the Publisher. For information, write the Society for Industrial and Applied Mathematics, 3600 University City Science Center, Philadelphia, Pennsylvania 19104-2688.

90-24045

Library of Congress Cataloging-in-Publication Data

```
Solving linear systems on vector and shared memory computers / Jack J.

Dongarra ... [et al.].

p. cm.

Includes bibliographical references and index.

ISBN 0-89871-270-X

1. Algebras, Linear-Data processing. 2. Vector processing

(Computer science) 3. Parallel processing (Electronic computers)

I. Dongarra, J. J.

QA184.965 1991

512'.5-dc20
```

**sian.** is a registered trademark.

## Preface

The purpose of this book is to unify and document in one place many of the techniques and much of the current understanding about solving systems of linear equations on vector and shared-memory parallel computers. This book is not a textbook, but it is meant to provide a fast entrance to the world of vector and parallel processing for these linear algebra applications. We intend this book to be used by three groups of readers: graduate students, researchers working in computational science, and numerical analysts. As such, we hope this book can serve both as a reference and as a supplement to a teaching text on aspects of scientific computation.

The book is divided into four sections: (1) introduction to terms and concepts, including an overview of the state of the art for high-performance computers and a discussion of performance evaluation (Chapters 1-4); (2) direct solution of dense matrix problems (Chapter 5); (3) direct solution of sparse matrix problems (Chapter 6); and (4) iterative solution of sparse matrix problems (Chapter 7). Any book that attempts to cover these topics must necessarily be somewhat out of date before it appears, because the area is in a state of flux. We have purposely avoided highly detailed descriptions of popular machines and have tried instead to focus on concepts as much as possible; nevertheless, to make the description more concrete, we do point to specific computers.

Rather than include a floppy disk containing the software described in the book, we have included a pointer to *netlib*. The problem with floppies in books is that they are never around when one needs them, and the software may undergo changes to correct problems or incorporate new ideas. The software included in *netlib* is in the public domain and can be used freely. With *netlib* we hope to have up-to-date software available at all times. A directory in *netlib* called *ddsv* contains the software, and Appendix A of this book discusses what is available and how to make a request from *netlib*.

This book only touches on topics relating to massively parallel SIMD computers and distributed-memory machines, partly because our experience lies in shared-memory architectures and partly because the areas of massively parallel and distributed-memory computing are still rapidly changing. We express appreciation to all those who helped in the preparation of this work, in particular to Gail

REFACE

Pieper for her tireless efforts in proofreading drafts and improving the quality of the presentation; Ed Anderson, Mary Drake, Jeremy Du Croz, Peter Mayes, Esmond Ng, Al Geist, Giuseppe Radicati, and Charlie Van Loan for their help in proofreading and their many suggestions to improve the readability; and Reed Wade for his assistance in preparing the figures.

# Contents

	Introduction							
1	Vec	Vector and Parallel Processing						
	1.1	1 Traditional Computers and Their Limitations		3				
	1.2	2 Parallelism within a Single Processor		4				
		1.2.1 Multiple Functional Units		4				
		1.2.2 Pipelining		4				
		1.2.3 Overlapping		6				
		1.2.4 RISC		7				
		1.2.5 VLIW		8				
		1.2.6 Vector Instructions		8				
		1.2.7 Chaining		9				
1.2.8 Memory-to-Memory and Register-to-Register Organizations								
		1.2.9 Register Set	1	10				
		1.2.10 Stripmining	1	1				
		1.2.11 Reconfigurable Vector Registers	1	1				
		1.2.12 Memory Organization	1	2				
	1.3	B Data Organization		4				
		1.3.1 Main Memory		4				
		1.3.2 Cache		6				

iv CONTENTS

		1.3.3 Local Memory	18			
	1.4	Memory Management	18			
	1.5	Parallelism through Multiple Pipes or Multiple Processors	21			
	1.6	Interconnection Topology	22			
		1.6.1 Crossbar Switch	23			
		1.6.2 Timeshared Bus	24			
		1.6.3 Ring Connection	25			
		1.6.4 Mesh Connection	25			
		1.6.5 Hypercube	26			
		1.6.6 Multistaged Network	27			
	1.7	Programming Techniques	29			
2	0	i	33			
2		erview of Current High-Performance Computers	33			
	2.1	Supercomputers				
	2.2	Mini-Supercomputers	36			
	2.3		37			
	2.4	Novel Parallel Processors	37			
3	Imp	mplementation Details and Overhead				
	3.1	Parallel Decomposition and Data Dependency Graphs	43			
	3.2	Synchronization	46			
	3.3	Load Balancing	48			
	3.4	Recurrence	49			
	3.5	Indirect Addressing	51			
4	Per	formance: Analysis, Modeling, and Measurements	53			
	4.1	Amdahl's Law	54			
		4.1.1 Simple Case of Amdahl's Law	54			
		4.1.2 General Form of Amdahl's Law	55			

CONTENTS

	4.2	2 Vector Speed and Vector Length		
	4.3	hl's Law—Parallel Processing	7	
		4.3.1	A Simple Model	7
		4.3.2	Gustafson's Model	0
	4.4	Exam	ples of $(r_{\infty}, n_{1/2})$ -values for Various Computers 6	0
		4.4.1	CRAY-1 and CRAY-2 (one processor) 6	2
		4.4.2	CRAY X-MP (one processor; clock cycle time 8.5 nsec) 6	3
		4.4.3	CYBER 205 (2-pipe) and ETA-10P (single processor) 6	3
		4.4.4	IBM 3090/VF (1 processor; clock cycle time 18.5 nsec) 6	4
		4.4.5	NEC SX/2	5
		4.4.6	Convex C-1 and Convex C-210	6
		4.4.7	Alliant FX/80	6
		4.4.8	General Observations	8
	4.5	LINPA	ACK Benchmark	8
		4.5.1	Description of the Benchmark	8
		4.5.2	Calls to the BLAS	9
		4.5.3	Asymptotic Performance	9
5	Buil	lding I	Blocks in Linear Algebra 78	5
_			2100110 111 21110011 111100110	•
	5.1	Basic	Linear Algebra Subprograms	5
	5.1		Linear Algebra Subprograms	
	5.1	5.1.1	Level 1 BLAS	6
	5.1	5.1.1 5.1.2	Level 1 BLAS	6 7
		5.1.1 5.1.2 5.1.3	Level 1 BLAS       70         Level 2 BLAS       7         Level 3 BLAS       7	6 7 8
	5.1	5.1.1 5.1.2 5.1.3 Levels	Level 1 BLAS       70         Level 2 BLAS       77         Level 3 BLAS       78         of Parallelism       85	6 7 8
		5.1.1 5.1.2 5.1.3 Levels 5.2.1	Level 1 BLAS       76         Level 2 BLAS       77         Level 3 BLAS       78         of Parallelism       8         Vector Computers       8	6 7 8 1
		5.1.1 5.1.2 5.1.3 Levels 5.2.1 5.2.2	Level 1 BLAS       76         Level 2 BLAS       77         Level 3 BLAS       78         of Parallelism       88         Vector Computers       88         Parallel Processors with Shared Memory       88	6 7 8 1 1 2
		5.1.1 5.1.2 5.1.3 Levels 5.2.1	Level 1 BLAS       76         Level 2 BLAS       77         Level 3 BLAS       78         of Parallelism       8         Vector Computers       8	6 7 8 1 1 2 3

vi CONTENTS

5.3 Basic Factorizations of Linear Algebra			Factorizations of Linear Algebra
		5.3.1	Point Algorithm: Gaussian Elimination with Partial Pivoting 84
		5.3.2	Special Matrices
	5.4	Blocke	ed Algorithms: Matrix-Vector and Matrix-Matrix Versions
		5.4.1	Right-Looking Algorithm
		5.4.2	Left-Looking Algorithm
		5.4.3	Crout Algorithm
		5.4.4	Typical Performance of Blocked LU Decomposition
		5.4.5	Blocked Symmetric Indefinite Factorization
		5.4.6	Typical Performance of Blocked Symmetric Indefinite Factorization 98
	5.5	Linear	Least Squares
		5.5.1	Householder Method
		5.5.2	Blocked Householder Method
		5.5.3	Typical Performance of the Blocked Householder Factorization 101
	5.6	Organ	ization of the Modules
		5.6.1	Matrix-Vector Product
		5.6.2	Matrix-Matrix Product
		5.6.3	Typical Performance for Parallel Processing
		5.6.4	Benefits
	5.7	LAPA	CK
6	Dire	ect Sol	ution of Sparse Linear Systems
6.1 Int		Introd	uction to Direct Methods for Sparse Linear Systems
		6.1.1	Three Approaches
		6.1.2	Description of Sparse Data Structure
		6.1.3	Manipulation of Sparse Data Structure
	6.2	Genera	al Sparse Matrix Methods
	6.3	Metho	ds for Symmetric Matrices and Band Systems

CONTENTS vii

		6.3.1	The Clique Concept in Gaussian Elimination
		6.3.2	Code Performance and Symmetry
	6.4	Frontal	Methods
		6.4.1	Organization
		6.4.2	Vector Performance
	6.5	Multifre	ontal Methods
		6.5.1	Performance on Vector Machines
		6.5.2	Performance on Parallel Machines
	6.6	Other A	Approaches for Exploitation of Parallelism
	6.7	Softwar	re
	6.8	Brief St	ımmary
7	T4	-1' C	lating of Control I in an Control
7			olution of Sparse Linear Systems 143
	7.1	Iterativ	e Methods
		7.1.1	Conjugate Gradient
		7.1.2	Least Squares Conjugate Gradients
		7.1.3	Biconjugate Gradients
		7.1.4	Conjugate Gradient Squared
		7.1.5	GMRES and GMRES(m)
		7.1.6	Adaptive Chebychev
	7.2	Vector a	and Parallel Aspects
		7.2.1	General Remarks
		7.2.2	Sparse Matrix-Vector Multiplication
		7.2.3	Performance of the Unpreconditioned Methods
	7.3	Precond	litioning
		7.3.1	General Aspects
		7.3.2	Efficient Implementations
		7.3.3	Partial Vectorization

		7.3.4	Reordering the Unknowns	. 172
		7.3.5	Changing the Order of Computation	. 174
		7.3.6	Some Other Vectorizable Preconditioners	. 180
		7.3.7	Parallel Aspects	. 183
	7.4	Experi	iences with Parallelism	. 186
		7.4.1	General Remarks	. 186
		7.4.2	Overlapping Local Preconditioners	. 186
		7.4.3	Repeated Twisted Factorization	. 188
		7.4.4	Twisted and Nested Twisted Factorization	. 189
		7.4.5	Hyperplane Ordering	. 189
A	Acq	uiring	Mathematical Software	191
В	Glos	ssary		197
C	Information on Various High-Performance Computers			
D	D Level 1, 2, and 3 BLAS Quick Reference			
$\mathbf{E}$	Ope	eration	Counts for Various BLAS and Decompositions	227
	Inde	ex		247

## Introduction

The recent availability of advanced-architecture computers has had a very significant impact on all spheres of scientific computation including algorithm research and software development in numerical linear algebra. This book discusses some of the major elements of these new computers and indicates some recent developments in sparse and full linear algebra that are designed to exploit these elements.

The two main novel aspects of these advanced computers are the use of vectorization and parallelism, although how these are accommodated varies greatly between architectures. The first commercially available vector machine to have a significant impact on scientific computing was the CRAY-1, the first machine being delivered to Los Alamos in 1976. Thus, the use of vectorization is by now quite mature, and a good understanding of this architectural feature and general guidelines for its exploitation are now well established. However, the first commercially viable parallel machine was the Alliant in 1985, and more massively parallel machines did not appear on the marketplace until 1988. Thus, there remains a relative lack of definition and maturity in this area, although some guidelines on the exploitation of parallelism are beginning to emerge.

We are algebraists rather than computer scientists; as such, one of our intentions in writing this book is to provide the computing infrastructure and necessary definitions to guide the computational scientist and, at the very least, to equip him or her with enough understanding to be able to read computer documentation and appreciate the influence of some of the major aspects of novel computer design. The majority of this basic material is covered in Chapter 1, although we address further aspects related to implementation and performance in Chapters 3 and 4. In such a volatile marketplace it is not sensible to concentrate too heavily on any specific architecture or any particular manufacturer, but we feel it is useful to illustrate our general remarks by reference to some currently existing machines. This we do in Chapter 2 and Appendix C, as well as in Chapter 4 where we present some performance profiles for current machines.

It would be neither practical nor sensible to cover all aspects of parallelism in a book of this size. Instead, we have concentrated on the more well-established area of shared-memory architectures, giving only outline information on distributed-memory and massively parallel architectures.

2 CONTENTS

Linear algebra—in particular, the solution of linear systems of equations—lies at the heart of most calculations in scientific computing. We thus concentrate on this area in this book, examining algorithms and software for dense coefficient matrices in Chapter 5 and for sparse systems in Chapters 6 and 7, where we discuss direct and iterative methods of solution, respectively. Although we have concentrated on this aspect of linear algebra, many of our observations and techniques extend to other areas—for example, the eigenproblem or the solution of least-squares problems, of which brief mention is made in Section 5.5.

Within scientific computation, parallelism can be exploited at several levels. At the highest level a problem may be subdivided even before its discretization into a linear (or nonlinear) system. This technique, typified by domain decomposition, usually results in large parallel tasks ideal for mapping onto a distributed-memory architecture. In keeping with our decision to minimize machine description, we refer only briefly to this form of algorithmic parallelism in the following, concentrating instead on the solution of the discretized subproblems. Even here, more than one level of parallelism can exist—for example, if the discretized problem is sparse. We discuss sparsity exploitation in Chapters 6 and 7.

Our main algorithmic paradigm for exploiting both vectorization and parallelism in the sparse and the full case is the use of block algorithms, particularly in conjunction with highly tuned kernels for effecting matrix-vector and matrix-matrix operations. We discuss the design of these building blocks in Section 5.1 and their use in the solution of dense equations in the rest of Chapter 5. We discuss their use in the solution of sparse systems in Chapter 6, particularly Sections 6.4 and 6.5.

As we said in the Preface, this book is intended to serve as a reference and as a supplementary teaching text for graduate students, researchers working in computational science, and numerical analysts. At the very least, the book should provide background, definitions, and basic techniques so that researchers can understand and exploit the new generation of computers with greater facility and efficiency.

## Chapter 1

# Vector and Parallel Processing

In this chapter we review some of the basic features of traditional and advanced computers. The review is not intended to be a complete discussion of the architecture of any particular machine or a detailed analysis of computer architectures. Rather, our focus is on certain features that are especially relevant to the implementation of linear algebra algorithms.

## 1.1 Traditional Computers and Their Limitations

The traditional, or conventional, approach to computer design involves a single instruction stream. Instructions are processed sequentially and result in the movement of data from memory to functional unit and back to memory. Specifically,

- a scalar instruction is fetched and decoded,
- addresses of the data operands to be used are calculated,
- operands are fetched from memory,
- the calculation is performed in the functional unit, and
- the resultant operand is written back to memory.

As demands for faster performance increased, modifications were made to improve the design of computers. It became evident, however, that a number of factors were limiting potential speed: the switching speed of the devices (the time taken for an electronic circuit to react to a signal), packaging

and interconnection delays, and compromises in the design to account for realistic tolerances of parameters in the timing of individual components. Even if a dramatic improvement could be made in any of these areas, one factor still limits performance: the speed of light. Today's supercomputers have a cycle time on the order of nanoseconds. The CRAY-2, for example, has a cycle time of 4.1 nsec, and Cray Computer Company has announced machines with an expected cycle time of 1 nsec. One nanosecond translates into the time it takes light to move about a foot (in practice, the speed of pulses through the wiring of a computer ranges from 0.3 to 0.9 foot per nanosecond). Faced by this fundamental limitation, computer designers have begun moving in the direction of parallelism.

### 1.2 Parallelism within a Single Processor

Parallelism is not a new concept. In fact, Hockney and Jesshope point out that Babbage's analytical engine in the 1840s had aspects of parallel processing [94].

### 1.2.1 Multiple Functional Units

Early computers had three basic components: the main memory, the central processing unit (CPU), and the I/O subsystem. The CPU consisted of a set of registers, the program counter, and one arithmetic and logical unit (ALU), where the operations were performed one function at a time. One of the first approaches to exploiting parallelism involved splitting up the functions of the ALU—for example, into a floating-point addition unit and a floating-point multiplication unit—and having the units operate in parallel.

In order to take advantage of the multiple functional units, the software (e.g., the compiler) had to be able to schedule operations across the multiple functional units to keep the hardware busy. Also, the overhead in starting operations on the multiple units had to be small relative to the time spent performing the operations. Once computer designers had added multiple functional units, they turned to investigating better ways to interconnect the functional units, in order to simplify the flow of data and to speed up the processing of data.

#### 1.2.2 Pipelining

*Pipelining* is the name given to the segmentation of a functional unit into different parts, each of which is responsible for partial decoding/interpretation and execution of an operation.

The concept of pipelining is similar to that of an assembly line process in an industrial plant. Pipelining is achieved by dividing a task into a sequence of smaller tasks, each of which is executed on a piece of hardware that operates concurrently with the other stages of the pipeline (see Figures




Figure 1.1: A simplistic pipeline for floating-point multiplication




Figure 1.2: Pipelined execution of an N-step process

1.1-1.3). Successive tasks are streamed into the pipe and get executed in an overlapped fashion with the other subtasks. Each of the steps is performed during a clock period of the machine. That is, each suboperation is started at the beginning of the cycle and completed at the end of the cycle. The technique is as old as computers, with each generation using ever more sophisticated variations. An excellent survey of pipelining techniques and their history can be found in Kogge [111].

Pipelining was used by a number of machines in the 1960s, including the CDC 6600, the CDC 7600, and the IBM System 360/195. Later, Control Data Corporation introduced the STAR 100 (subsequently the CYBER 200 series), which also used pipelining to gain a speedup in instruction execution. In the execution of instructions on machines today, many of the operations are




Figure 1.3: Scalar pipelines

pipelined—including instruction fetch, decode, operand fetch, execution, and store.

The execution of a pipelined instruction incurs an overhead for filling the pipeline. Once the pipeline is filled, a result appears every clock cycle. The overhead or *startup* for such an operation depends on the number of stages or segments in the pipeline.

#### 1.2.3 Overlapping

Some architectures allow for the *overlap* of operations if the two operations can be executed by independent functional units. *Overlap* is similar but not identical to pipelining. Both employ the idea of subfunction partitioning, but in slightly different contexts. Pipelining occurs when *all* of the following are true:

• Each evaluation of the basic function (for example, floating-point addition and multiplication) is independent of the previous one.