

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

Fifth Edition

International Student Version

PAUL R. GRAY

University of California, Berkeley

PAUL J. HURST


University of California, Davis

STEPHEN H. LEWIS

University of California, Davis

ROBERT G. MEYER

University of California, Berkeley





John Wiley & Sons, Inc.

Copyright © 2010 John Wiley & Sons (Asia) Pte Ltd

Cover image from ©istockphoto.com

Contributing Subject Matter Expert: Haoyue Wang, University of California, Davis

All rights reserved. *This book is authorized for sale in Europe, Asia, Africa and the Middle East only and may not be exported outside of these territories.* Exportation from or importation of this book to another region without the Publisher's authorization is illegal and is a violation of the Publisher's rights. The Publisher may take legal action to enforce its rights. The Publisher may recover damages and costs, including but not limited to lost profits and attorneys' fees, in the event legal action is required.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, website www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008, website http://www.wiley.com/go/permissions.

ISBN: 978-0-470-39877-7

Printed in Asia

10987654321

Preface

Since the publication of the first edition of this book, the field of analog integrated circuits has developed and matured. The initial groundwork was laid in bipolar technology, followed by a rapid evolution of MOS analog integrated circuits. Thirty years ago, CMOS technologies were fast enough to support applications only at audio frequencies. However, the continuing reduction of the minimum feature size in integrated-circuit (IC) technologies has greatly increased the maximum operating frequencies, and CMOS technologies have become fast enough for many new applications as a result. For example, the bandwidth in some video applications is about 4 MHz, requiring bipolar technologies as recently as about 23 years ago. Now, however, CMOS easily can accommodate the required bandwidth for video and is being used for radio-frequency applications. Today, bipolar integrated circuits are used in some applications that require very low noise, very wide bandwidth, or driving low-impedance loads.

In this fifth edition, coverage of the bipolar 741 op amp has been replaced with a low-voltage bipolar op amp, the NE5234, with rail-to-rail common-mode input range and almost rail-to-rail output swing. Analysis of a fully differential CMOS folded-cascode operational amplifier (op amp) is now included in Chapter 12. The 560B phase-locked loop, which is no longer commercially available, has been deleted from Chapter 10.

The SPICE computer analysis program is now readily available to virtually all electrical engineering students and professionals, and we have included extensive use of SPICE in this edition, particularly as an integral part of many problems. We have used computer analysis as it is most commonly employed in the engineering design process—both as a more accurate check on hand calculations, and also as a tool to examine complex circuit behavior beyond the scope of hand analysis.

An in-depth look at SPICE as an indispensable tool for IC robust design can be found in The SPICE Book, 2nd ed., published by J. Wiley and Sons. This text contains many worked out circuit designs and verification examples linked to the multitude of analyses available in the most popular versions of SPICE. The SPICE Book conveys the role of simulation as an integral part of the design process, but not as a replacement for solid circuit-design knowledge.

This book is intended to be useful both as a text for students and as a reference book for practicing engineers. For class use, each chapter includes many worked problems; the problem sets at the end of each chapter illustrate the practical applications of the material in the text. All of the authors have extensive industrial experience in IC design and in the teaching of courses on this subject; this experience is reflected in the choice of text material and in the problem sets.

Although this book is concerned largely with the analysis and design of ICs, a considerable amount of material also is included on applications. In practice, these two subjects are closely linked, and a knowledge of both is essential for designers and users of ICs. The latter compose the larger group by far, and we believe that a working knowledge of IC design is a great advantage to an IC user. This is particularly apparent when the user must choose from among a number of competing designs to satisfy a particular need. An understanding of the IC structure is then useful in evaluating the relative desirability of the different designs under extremes of environment or in the presence of variations in supply voltage. In addition, the IC user is in a

much better position to interpret a manufacturer's data if he or she has a working knowledge of the internal operation of the integrated circuit.

The contents of this book stem largely from courses on analog integrated circuits given at the University of California at the Berkeley and Davis campuses. The courses are senior-level electives and first-year graduate courses. The book is structured so that it can be used as the basic text for a sequence of such courses. The more advanced material is found at the end of each chapter or in an appendix so that a first course in analog integrated circuits can omit this material without loss of continuity. An outline of each chapter is given below with suggestions for material to be covered in such a first course. It is assumed that the course consists of three hours of lecture per week over a 15-week semester and that the students have a working knowledge of Laplace transforms and frequency-domain circuit analysis. It is also assumed that the students have had an introductory course in electronics so that they are familiar with the principles of transistor operation and with the functioning of simple analog circuits. Unless otherwise stated, each chapter requires three to four lecture hours to cover.

Chapter 1 contains a summary of bipolar transistor and MOS transistor device physics. We suggest spending one week on selected topics from this chapter, with the choice of topics depending on the background of the students. The material of Chapters 1 and 2 is quite important in IC design because there is significant interaction between circuit and device design, as will be seen in later chapters. A thorough understanding of the influence of device fabrication on device characteristics is essential.

Chapter 2 is concerned with the technology of IC fabrication and is largely descriptive. One lecture on this material should suffice if the students are assigned the chapter to read.

Chapter 3 deals with the characteristics of elementary transistor connections. The material on one-transistor amplifiers should be a review for students at the senior and graduate levels and can be assigned as reading. The section on two-transistor amplifiers can be covered in about three hours, with greatest emphasis on differential pairs. The material on device mismatch effects in differential amplifiers can be covered to the extent that time allows.

In Chapter 4, the important topics of current mirrors and active loads are considered. These configurations are basic building blocks in modern analog IC design, and this material should be covered in full, with the exception of the material on band-gap references and the material in the appendices.

Chapter 5 is concerned with output stages and methods of delivering output power to a load. Integrated-circuit realizations of Class A, Class B, and Class AB output stages are described, as well as methods of output-stage protection. A selection of topics from this chapter should be covered.

Chapter 6 deals with the design of operational amplifiers (op amps). Illustrative examples of dc and ac analysis in both MOS and bipolar op amps are performed in detail, and the limitations of the basic op amps are described. The design of op amps with improved characteristics in both MOS and bipolar technologies are considered. This key chapter on amplifier design requires at least six hours.

In Chapter 7, the frequency response of amplifiers is considered. The zero-value time-constant technique is introduced for the calculations of the –3-dB frequency of complex circuits. The material of this chapter should be considered in full.

Chapter 8 describes the analysis of feedback circuits. Two different types of analysis are presented: two-port and return-ratio analyses. Either approach should be covered in full with the section on voltage regulators assigned as reading.

Chapter 9 deals with the frequency response and stability of feedback circuits and should be covered up to the section on root locus. Time may not permit a detailed discussion of root locus, but some introduction to this topic can be given.

Preface

vi

In a 15-week semester, coverage of the above material leaves about two weeks for Chapters 10, 11, and 12. A selection of topics from these chapters can be chosen as follows. Chapter 10 deals with nonlinear analog circuits and portions of this chapter up to Section 10.2 could be covered in a first course. Chapter 11 is a comprehensive treatment of noise in integrated circuits and material up to and including Section 11.4 is suitable. Chapter 12 describes fully differential operational amplifiers and common-mode feedback and may be best suited for a second course.

We are grateful to the following colleagues for their suggestions for and/or evaluation of this book: R. Jacob Baker, Bernhard E. Boser, A. Paul Brokaw, Iwen Chao, John N. Churchill, David W. Cline, Kenneth C. Dyer, Ozan E. Erdoğan, John W. Fattaruso, Weinan Gao, Edwin W. Greeneich, Alex Gros-Balthazard, Tünde Gyurics, Ward J. Helms, Kaveh Hosseini, Timothy H. Hu, Shafiq M. Jamal, John P. Keane, Haideh Khorramabadi, Pak Kim Lau, Thomas W. Matthews, Krishnaswamy Nagaraj, Khalil Najafi, Borivoje Nikolić, Keith O'Donoghue, Robert A. Pease, Lawrence T. Pileggi, Edgar Sánchez-Sinencio, Bang-Sup Song, Richard R. Spencer, Eric J. Swanson, Andrew Y. J. Szeto, Yannis P. Tsividis, Srikanth Vaidianathan, T. R. Viswanathan, Chorng-Kuang Wang, Dong Wang, and Mo Maggie Zhang. We are also grateful to Darrel Akers, Mu Jane Lee, Lakshmi Rao, Nattapol Sitthimahachaikul, Haoyue Wang, and Mo Maggie Zhang for help with proofreading, and to Chi Ho Law for allowing us to use on the cover of this book a die photograph of an integrated circuit he designed. Finally, we would like to thank the staffs at Wiley and Elm Street Publishing Services for their efforts in producing this edition.

The material in this book has been greatly influenced by our association with the late Donald O. Pederson, and we acknowledge his contributions.

Berkeley and Davis, CA, 2008

Paul R. Gray Paul J. Hurst Stephen H. Lewis Robert G. Meyer

Contents

CHAPTER 1 Models for Integrated-Circuit Active Devices 1 1.1 Introduction 1				1.5.2	Bipolar and MOS Transistors 45		
				1.5.3	Decomposition of Gate-Source Voltage 47		
1.1		tion Region of a <i>pn</i> Junction 1		1.5.4	Threshold Temperature Dependence 47		
	1.2.1 1.2.2	Depletion-Region Capacitance 5 Junction Breakdown 6		1.5.5	MOS Device Voltage Limitations 48		
1.3	Large Transi	-Signal Behavior of Bipolar istors 8	1.6	Small Transi	-Signal Models of MOS istors 49		
	1.3.1 1.3.2 1.3.3 1.3.4 1.3.5	Large-Signal Models in the Forward-Active Region 8 Effects of Collector Voltage on Large-Signal Characteristics in the Forward-Active Region 14 Saturation and Inverse-Active Regions 16 Transistor Breakdown Voltages 20 Dependence of Transistor Current Gain β_F on Operating Conditions 23		1.6.1 1.6.2 1.6.3 1.6.4 1.6.5 1.6.6 1.6.7	Transconductance 50 Intrinsic Gate-Source and Gate-Drain Capacitance 51 Input Resistance 52 Output Resistance 52 Basic Small-Signal Model of the MOS Transistor 52 Body Transconductance 53 Parasitic Elements in the Small-Signal Model 54		
1.4	Small Trans 1.4.1 1.4.2 1.4.3 1.4.4 1.4.5 1.4.6 1.4.7	-Signal Models of Bipolar istors 25 Transconductance 26 Base-Charging Capacitance 27 Input Resistance 28 Output Resistance 29 Basic Small-Signal Model of the Bipolar Transistor 30 Collector-Base Resistance 30 Parasitic Elements in the Small-Signal Model 31 Specification of Transistor Frequency Response 34	1.7	Trans 1.7.1 1.7.2 1.7.3	MOS Transistor Frequency Response 55 -Channel Effects in MOS istors 59 Velocity Saturation from the Horizontal Field 59 Transconductance and Transition Frequency 63 Mobility Degradation from the Vertical Field 65 Inversion in MOS Transistors 65 Drain Current in Weak Inversion 66 Transconductance and Transition Frequency in Weak Inversion 69		
1.5	Metal	e-Signal Behavior of I-Oxide-Semiconductor -Effect Transistors 38 Transfer Characteristics of MOS Devices 38	1.9 A.1.1	Trans Sumr	rate Current Flow in MOS istors 71 mary of Active-Device meters 73		

CHAPTER 2

		OS, and BiCMOS -Circuit Technology 78		Circuits 131 2.9.1 <i>n</i> -Channel Transistors 131		
2.1	Introduction 78			2.9.2 <i>p</i> -Channel Transistors 144		
2.2		Processes in Integrated-Circuit		2.9.3 Depletion Devices 144		
2.2		cation 79		2.9.4 Bipolar Transistors 145		
	2.2.1 2.2.2	Electrical Resistivity of Silicon 79 Solid-State Diffusion 80	2.10	Passive Components in MOS Technology 146		
	2.2.3	Electrical Properties of Diffused		2.10.1 Resistors 146		
		Layers 82		2.10.2 Capacitors in MOS Technology 148		
	2.2.4	Photolithography 84		2.10.3 Latchup in CMOS Technology 151		
	2.2.5	Epitaxial Growth 86	2.11	BiCMOS Technology 152		
	2.2.6	Ion Implantation 87	2.12	Heterojunction Bipolar Transistors 153		
	2.2.7	Local Oxidation 87	2.13	Interconnect Delay 156		
	2.2.8	Polysilicon Deposition 87				
2.3		Voltage Bipolar rated-Circuit Fabrication 88	2.14	Economics of Integrated-Circuit Fabrication 156		
2.4		nced Bipolar Integrated-Circuit eation 92		2.14.1 Yield Considerations in Integrated-Circuit Fabrication 157		
2.5	Activ	e Devices in Bipolar Analog rated Circuits 95		2.14.2 Cost Considerations in Integrated-Circuit Fabrication 159		
	2.5.1		A.2.1	SPICE Model-Parameter Files 162		
			CHAPTER 3			
		Integrated-Circuit <i>npn</i> Transistors 96				
	2.5.2	96 Integrated-Circuit <i>pnp</i> Transistors 107	Singl	rer 3 e-Transistor and Multiple-Transistor lifiers 169		
2.6	2.5.2 Passiv	96 Integrated-Circuit <i>pnp</i> Transistors	Singl	e-Transistor and Multiple-Transistor lifiers 169 Device Model Selection for		
2.6	2.5.2 Passiv	96 Integrated-Circuit <i>pnp</i> Transistors 107 ve Components in Bipolar	Singl Amp	e-Transistor and Multiple-Transistor lifiers 169		
2.6	2.5.2 Passiv Integr	Integrated-Circuit <i>pnp</i> Transistors 107 We Components in Bipolar rated Circuits 115	Single Amp 3.1	e-Transistor and Multiple-Transistor lifiers 169 Device Model Selection for Approximate Analysis of Analog Circuits 170 Two-Port Modeling of Amplifiers 171		
2.6	2.5.2 Passir Integr 2.6.1 2.6.2 2.6.3	Integrated-Circuit <i>pnp</i> Transistors 107 We Components in Bipolar rated Circuits 115 Diffused Resistors 115 Epitaxial and Epitaxial Pinch Resistors 119 Integrated-Circuit Capacitors 120	Single Amp 3.1	e-Transistor and Multiple-Transistor lifiers 169 Device Model Selection for Approximate Analysis of Analog Circuits 170		
2.6	2.5.2 Passir Integr 2.6.1 2.6.2 2.6.3 2.6.4	Integrated-Circuit pnp Transistors 107 we Components in Bipolar rated Circuits 115 Diffused Resistors 115 Epitaxial and Epitaxial Pinch Resistors 119 Integrated-Circuit Capacitors 120 Zener Diodes 121	Single Amp 3.1	Device Model Selection for Approximate Analysis of Analog Circuits 170 Two-Port Modeling of Amplifiers 171 Basic Single-Transistor Amplifier		
	2.5.2 Passir Integr 2.6.1 2.6.2 2.6.3 2.6.4 2.6.5	Integrated-Circuit pnp Transistors 107 ve Components in Bipolar rated Circuits 115 Diffused Resistors 115 Epitaxial and Epitaxial Pinch Resistors 119 Integrated-Circuit Capacitors 120 Zener Diodes 121 Junction Diodes 122	Single Amp 3.1	e-Transistor and Multiple-Transistor lifiers 169 Device Model Selection for Approximate Analysis of Analog Circuits 170 Two-Port Modeling of Amplifiers 171 Basic Single-Transistor Amplifier Stages 173 3.3.1 Common-Emitter Configuration 174		
2.6	2.5.2 Passiv Integr 2.6.1 2.6.2 2.6.3 2.6.4 2.6.5 Modi	Integrated-Circuit pnp Transistors 107 We Components in Bipolar rated Circuits 115 Diffused Resistors 115 Epitaxial and Epitaxial Pinch Resistors 119 Integrated-Circuit Capacitors 120 Zener Diodes 121 Junction Diodes 122 fications to the Basic Bipolar	Single Amp 3.1	Device Model Selection for Approximate Analysis of Analog Circuits 170 Two-Port Modeling of Amplifiers 171 Basic Single-Transistor Amplifier Stages 173 3.3.1 Common-Emitter Configuration 174 3.3.2 Common-Source Configuration 178		
	2.5.2 Passir Integral 2.6.1 2.6.2 2.6.3 2.6.4 2.6.5 Modi Procee	Integrated-Circuit pnp Transistors 107 We Components in Bipolar rated Circuits 115 Diffused Resistors 115 Epitaxial and Epitaxial Pinch Resistors 119 Integrated-Circuit Capacitors 120 Zener Diodes 121 Junction Diodes 122 fications to the Basic Bipolar ss 123	Single Amp 3.1	Device Model Selection for Approximate Analysis of Analog Circuits 170 Two-Port Modeling of Amplifiers 171 Basic Single-Transistor Amplifier Stages 173 3.3.1 Common-Emitter Configuration 174 3.3.2 Common-Source Configuration 178 3.3.3 Common-Base Configuration 182		
	2.5.2 Passir Integroup 2.6.1 2.6.2 2.6.3 2.6.4 2.6.5 Modi Procee 2.7.1	Integrated-Circuit pnp Transistors 107 We Components in Bipolar rated Circuits 115 Diffused Resistors 115 Epitaxial and Epitaxial Pinch Resistors 119 Integrated-Circuit Capacitors 120 Zener Diodes 121 Junction Diodes 122 fications to the Basic Bipolar ss 123 Dielectric Isolation 123	Single Amp 3.1	e-Transistor and Multiple-Transistor lifiers 169 Device Model Selection for Approximate Analysis of Analog Circuits 170 Two-Port Modeling of Amplifiers 171 Basic Single-Transistor Amplifier Stages 173 3.3.1 Common-Emitter Configuration 174 3.3.2 Common-Source Configuration 178 3.3.3 Common-Base Configuration 182 3.3.4 Common-Gate Configuration 185		
	2.5.2 Passir Integral 2.6.1 2.6.2 2.6.3 2.6.4 2.6.5 Modi Procee	Integrated-Circuit pnp Transistors 107 We Components in Bipolar rated Circuits 115 Diffused Resistors 115 Epitaxial and Epitaxial Pinch Resistors 119 Integrated-Circuit Capacitors 120 Zener Diodes 121 Junction Diodes 122 fications to the Basic Bipolar ss 123	Single Amp 3.1	e-Transistor and Multiple-Transistor lifiers 169 Device Model Selection for Approximate Analysis of Analog Circuits 170 Two-Port Modeling of Amplifiers 171 Basic Single-Transistor Amplifier Stages 173 3.3.1 Common-Emitter Configuration 174 3.3.2 Common-Source Configuration 178 3.3.3 Common-Base Configuration 182 3.3.4 Common-Gate Configuration 185 3.3.5 Common-Base and Common-Gate Configurations with Finite r ₀ 187		
	2.5.2 Passir Integroup 2.6.1 2.6.2 2.6.3 2.6.4 2.6.5 Modi Procee 2.7.1	Integrated-Circuit pnp Transistors 107 ve Components in Bipolar rated Circuits 115 Diffused Resistors 115 Epitaxial and Epitaxial Pinch Resistors 119 Integrated-Circuit Capacitors 120 Zener Diodes 121 Junction Diodes 122 fications to the Basic Bipolar ss 123 Dielectric Isolation 123 Compatible Processing for High-Performance Active Devices	Single Amp 3.1	e-Transistor and Multiple-Transistor lifiers 169 Device Model Selection for Approximate Analysis of Analog Circuits 170 Two-Port Modeling of Amplifiers 171 Basic Single-Transistor Amplifier Stages 173 3.3.1 Common-Emitter Configuration 174 3.3.2 Common-Source Configuration 178 3.3.3 Common-Base Configuration 182 3.3.4 Common-Gate Configuration 185 3.3.5 Common-Base and Common-Gate		

2.9 Active Devices in MOS Integrated

4.3.5.3 Common-Mode Rejection

Ratio 291

	3.3.6	(Emitter Follower) 191			3.5.6.8 Offset Voltage Drift in the Source-Coupled Pair 236			
	3.3.7	Common-Drain Configuration (Source Follower) 194			3.5.6.9 Small-Signal Characteristics of Unbalanced Differential Amplifiers 237			
	3.3.8	Common-Emitter Amplifier with Emitter Degeneration 196	A.3.1		entary Statistics and the Gaussian			
	3.3.9	Common-Source Amplifier with Source Degeneration 199		Distri	bution 244			
3.4	Multiple-Transistor Amplifier Stages 201			CHAPTER 4 Current Mirrors, Active Loads, and References 251				
	3.4.1	The CC-CE, CC-CC, and Darlington Configurations 201	4.1		duction 251			
	3.4.2	The Cascode Configuration 205	4.2	Curre	nt Mirrors 251			
		3.4.2.1 The Bipolar Cascode 205 3.4.2.2 The MOS Cascode 207		4.2.1	General Properties 251			
	3.4.3	The Active Cascode 210		4.2.2	Simple Current Mirror 253			
	3.4.4	The Super Source Follower 212			4.2.2.1 Bipolar 253 4.2.2.2 MOS 255			
3.5		rential Pairs 214		4.2.3	Simple Current Mirror with Beta			
	3.5.1	The dc Transfer Characteristic of an Emitter-Coupled Pair 214		4.2.3	Helper 258 4.2.3.1 Bipolar 258			
	3.5.2	The dc Transfer Characteristic with Emitter Degeneration 216		4.2.4	4.2.3.2 MOS 260 Simple Current Mirror with			
	3.5.3	The dc Transfer Characteristic of a Source-Coupled Pair 217			Degeneration 260 4.2.4.1 Bipolar 260 4.2.4.2 MOS 261			
	3.5.4	Introduction to the Small-Signal Analysis of Differential Amplifiers 220		4.2.5	Cascode Current Mirror 261 4.2.5.1 Bipolar 261 4.2.5.2 MOS 264			
	3.5.5	Small-Signal Characteristics of Balanced Differential Amplifiers 223		4.2.6	Wilson Current Mirror 272 4.2.6.1 Bipolar 272 4.2.6.2 MOS 275			
	3.5.6		4.3	Activ	e Loads 276			
		Differential Amplifiers 229	7.5	4.3.1	Motivation 276			
		3.5.6.1 Input Offset Voltage and Current 230		4.3.1	Common-Emitter—Common-Source			
		3.5.6.2 Input Offset Voltage of the Emitter-Coupled Pair 230		1.5.2	Amplifier with Complementary Load 277			
		3.5.6.3 Offset Voltage of the Emitter-Coupled Pair: Approximate Analysis 231		4.3.3	Common-Emitter–Common-Source Amplifier with Depletion Load 280			
		3.5.6.4 Offset Voltage Drift in the Emitter-Coupled Pair 233		4.3.4	Common-Emitter–Common-Source Amplifier with Diode-Connected			
		3.5.6.5 Input Offset Current of the			Load 282			
		3.5.6.6 Input Offset Voltage of the Source-Coupled Pair 234		4.3.5	Differential Pair with Current-Mirror Load 285 4.3.5.1 Large-Signal Analysis 285			
		3.5.6.7 Offset Voltage of the			4.3.5.1 Large-Signal Analysis 285 4.3.5.2 Small-Signal Analysis 286			

Source-Coupled Pair:

Approximate Analysis 235

4.4	Voltag	ge and C	Current References 297		5.3.1		r Characteristics of the Source
	4.4.1		urrent Biasing 297 Bipolar Widlar Current Source 297		5.3.2	Followe Distortion	on in the Source Follower
		4.4.1.2	MOS Widlar Current	5.4	Class		-Pull Output Stage 359
		4.4.1.3	Source 300 4.1.3 Bipolar Peaking Current		5.4.1		r Characteristic of the Class B
		4.4.1.4	Source 301 MOS Peaking Current Source 302		5.4.2	Power C	Output and Efficiency of the Stage 362
	4.4.2		Insensitive Biasing 303 Widlar Current Sources		5.4.3		d Realizations of Class B mentary Output Stages 366
		1122	304 Current Sources Using Other		5.4.4	All-npn	Class B Output Stage 373
			Voltage Standards 305 Self-Biasing 307		5.4.5	Quasi-C 376	Complementary Output Stages
	4.4.3		ature-Insensitive Biasing		5.4.6	Overloa	d Protection 377
		315	active Diasing	5.5	CMO	S Class	AB Output Stages 379
		4.4.3.1 Band-Gap-Referenced Bias Circuits in Bipolar Technology 315 4.4.3.2 Band-Gap-Referenced		5.5.1	Commo	n-Drain Configuration 380	
				5.5.2		n-Source Configuration with mplifiers 381	
		7.7.2.2	Bias Circuits in CMOS Technology 321		5.5.3		ive Configurations 388 Combined Common-Drain Common-Source
A.4.1	Mirror A.4.1.					5.5.3.2	Configuration 388 Combined Common-Drain Common-Source Configuration with High
A.4.2	Pair w A.4.2.	Offset V with Activ Bipola MOS	ur 330			5.5.3.3	Swing 390 Parallel Common-Source Configuration 390
CHAPTER 5 Output Stages 341			Ope	CHAPTER 6 Operational Amplifiers with Single-Ended Outputs 400			
5.1		uction		6.1		cations o	of Operational Amplifiers
5.2			ollower as an Output Stage		401 6.1.1	Davis Es	andheals Consents 401
	341	mater 1	onower as an output stage				eedback Concepts 401 g Amplifier 402
	5.2.1	Transfer	Characteristics of the		6.1.3		erting Amplifier 404
	150 500 0		Follower 341		6.1.4		tial Amplifier 404
	5.2.2		Output and Efficiency 344		6.1.5		ar Analog Operations 405
	5.2.3		Follower Drive ments 351		6.1.6		or, Differentiator 406
	5.2.4	Small-S	ignal Properties of the Follower 352		6.1.7	6.1.7.1	Amplifiers 407 Switched-Capacitor
5.3	The So		ollower as an Output Stage			6.1.7.2	Amplifier 407 Switched-Capacitor Integrator 412

6.2	Deviations from Ideality in Real Operational Amplifiers 415			CHAPTER 7 Frequency Response of Integrated			
	6.2.1	Input Bias Current 415	Circu	uits 49	190		
	6.2.2	Input Offset Current 416	7.1	Introd	duction 490		
	6.2.3	Input Offset Voltage 416	7.2	Single	le-Stage Amplifiers 490		
	6.2.4 6.2.5	Common-Mode Input Range 416 Common-Mode Rejection Ratio (CMRR) 417		7.2.1	Single-Stage Voltage Amplifiers and the Miller Effect 490 7.2.1.1 The Bipolar Differential		
	6.2.6	Power-Supply Rejection Ratio (PSRR) 418			Amplifier: Differential- Mode Gain 495 7.2.1.2 The MOS Differential		
	6.2.7	Input Resistance 420			7.2.1.2 The MOS Differential Amplifier: Differential-		
	6.2.8	Output Resistance 420			Mode Gain 499		
	6.2.9	Frequency Response 420		7.2.2	Frequency Response of the		
	6.2.10	Operational-Amplifier Equivalent Circuit 420			Common-Mode Gain for a Differential Amplifier 501		
6.3		Two-Stage MOS Operational ifiers 421		7.2.3	Frequency Response of Voltage Buffers 503		
	6.3.1	Input Resistance, Output Resistance, and Open-Circuit Voltage Gain 422			7.2.3.1 Frequency Response of the Emitter Follower 5057.2.3.2 Frequency Response of the		
	6.3.2	Output Swing 423			Source Follower 511		
	6.3.3	Input Offset Voltage 424		7.2.4	Frequency Response of Current		
	6.3.4	Common-Mode Rejection Ratio 427			Buffers 514 7.2.4.1 Common-Base Amplifier		
	6.3.5 6.3.6	Common-Mode Input Range 427 Power-Supply Rejection Ratio			Frequency Response 516 7.2.4.2 Common-Gate Amplifier		
	0.0.0	(PSRR) 430			Frequency Response 517		
	6.3.7	Effect of Overdrive Voltages 434	7.3	Multi Respo	istage Amplifier Frequency onse 518		
	6.3.8	Layout Considerations 435		7.3.1	Dominant-Pole Approximation 518		
6.4	with (Stage MOS Operational Amplifiers Cascodes 438		7.3.2	Zero-Value Time Constant Analysis 519		
6.5		Telescopic-Cascode Operational ifiers 439		7.3.3	Cascode Voltage-Amplifier Frequency Response 524		
6.6		Folded-Cascode Operational ifiers 442		7.3.4 7.3.5			
6.7		Active-Cascode Operational ifiers 446		1.3.3	Mirror Loading a Differential Pair 534		
6.8	Bipol	ar Operational Amplifiers 448		7.3.6	Short-Circuit Time Constants 536		
	6.8.1				Analysis of the Frequency Response the NE5234 Op Amp 539		
	6.8.2	Transistors that Are Normally Off 467		7.4.1	High-Frequency Equivalent Circuit of the NE5234 539		
	6.8.3	Small-Signal Analysis of the NE5234 Operational Amplifier 469		7.4.2	Calculation of the -3-dB Frequency of the NE5234 540		
	6.8.4	Calculation of the Input Offset Voltage		7.4.3	Nondominant Poles of the NE5234		

542

and Current of the NE5234 477

7.5		on Between Frequency Response me Response 542	9.3	Instability and the Nyquist Criterion 626		
			9.4	Compensation 633		
CHAPTER 8 Feedback 553				9.4.1	Theory of Compensation 633	
reea				9.4.2	Methods of Compensation 637	
8.1 8.2		Feedback Equation 553 Sensitivity 555		9.4.3	Two-Stage MOS Amplifier Compensation 643	
8.3	Effect	of Negative Feedback on tion 555		9.4.4	Compensation of Single-Stage CMOS Op Amps 650	
8.4		ack Configurations 557		9.4.5	Nested Miller Compensation 654	
	8.4.1	Series-Shunt Feedback 557	9.5	Root-	Locus Techniques 664	
	8.4.2	Shunt-Shunt Feedback 560		9.5.1	Root Locus for a Three-Pole Transfer	
	8.4.3	Shunt-Series Feedback 561		0.5.0	Function 665	
	8.4.4	Series-Series Feedback 562		9.5.2	Rules for Root-Locus Construction 667	
8.5	Praction of Loa	cal Configurations and the Effect ading 563		9.5.3	Root Locus for Dominant-Pole Compensation 676	
	8.5.1 8.5.2	Shunt-Shunt Feedback 563 Series-Series Feedback 569		9.5.4	Root Locus for Feedback-Zero Compensation 677	
	8.5.3	Series-Shunt Feedback 579	9.6	Slew	Rate 681	
	8.5.4 8.5.5	Shunt-Series Feedback 583 Summary 587		9.6.1	Origin of Slew-Rate Limitations 681	
8.6	Single	-Stage Feedback 587		9.6.2	Methods of Improving Slew-Rate in Two-Stage Op Amps 685	
		Local Series-Series Feedback 587 Local Series-Shunt Feedback 591		9.6.3	Improving Slew-Rate in Bipolar Op Amps 687	
8.7		oltage Regulator as a Feedback t 593		9.6.4	Improving Slew-Rate in MOS Op Amps 688	
8.8	Feedb Ratio	ack Circuit Analysis Using Return 599		9.6.5	Effect of Slew-Rate Limitations on Large-Signal Sinusoidal	
	8.8.1	Closed-Loop Gain Using Return Ratio 601	A O 1	Amalı	Performance 692	
	8.8.2			Param	sis in Terms of Return-Ratio neters 693	
	8.8.3	Using Return Ratio 607 Summary—Return-Ratio Analysis	A.9.2 Roots of a Quadratic Equation 694			
		612				
8.9		ling Input and Output Ports in ack Circuits 613	CHAPI Nonli		Analog Circuits 704	
			10.1	Introdu	ection 704	
	iency	Response and Stability of Amplifiers 624	10.2 Analog Multipliers Employing the Bipolar Transistor 704			
9.1		uction 624	10.2.1 The Emitter-Coupled Pair as a Sin Multiplier 704			
9.2		on Between Gain and Bandwidth	1		The dc Analysis of the Gilbert	
		dback Amplifiers 624			Multiplier Cell 706	

	10.2.3 The Gilbert Cell as an Analog Multiplier 708		11.6.2 Effect of Practical Feedback on Noise Performance 765		
	10.2.4 A Complete Analog Multiplier 711	11.7	Noise Performance of Other Transistor		
	10.2.5 The Gilbert Multiplier Cell as a		Configurations 771		
	Balanced Modulator and Phase Detector 712		11.7.1 Common-Base Stage Noise Performance 771		
10.3	Phase-Locked Loops (PLL) 716		11.7.2 Emitter-Follower Noise		
	10.3.1 Phase-Locked Loop Concepts 716		Performance 773 11.7.3 Differential-Pair Noise		
	10.3.2 The Phase-Locked Loop in the Locked Condition 718	1000 1001	Performance 773		
	10.3.3 Integrated-Circuit Phase-Locked	11.8	Noise in Operational Amplifiers 776		
10.4	Loops 727 Nonlinear Function Synthesis 731	11.9	Noise Bandwidth 782		
10.4	•	11.10	Noise Figure and Noise Temperature 786		
	TER 11 e in Integrated Circuits 736		11.10.1 Noise Figure 786		
11.1	Introduction 736		11.10.2 Noise Temperature 790		
11.1	Sources of Noise 736				
11.2	11.2.1 Shot Noise 736	CHAPT	TER 12		
	11.2.2 Thermal Noise 740		Differential Operational		
	11.2.3 Flicker Noise (1/f Noise) 741	Amp	lifiers 796		
	11.2.4 Burst Noise (<i>Popcorn Noise</i>) 742	12.1	Introduction 796		
	11.2.5 Avalanche Noise 743	12.2	Properties of Fully Differential		
11.3	Noise Models of Integrated-Circuit	N 52 100	Amplifiers 796		
	Components 744	12.3	Small-Signal Models for Balanced Differential Amplifiers 799		
	11.3.1 Junction Diode 744	12.4	Common-Mode Feedback 804		
	11.3.2 Bipolar Transistor 745 11.3.3 MOS Transistor 746		12.4.1 Common-Mode Feedback at Low		
	11.3.4 Resistors 747		Frequencies 805		
	11.3.5 Capacitors and Inductors 747		12.4.2 Stability and Compensation		
11.4	Circuit Noise Calculations 748		Considerations in a CMFB Loop 810		
	11.4.1 Bipolar Transistor Noise Performance	12.5	CMFB Circuits 811		
	75011.4.2 Equivalent Input Noise and the		12.5.1 CMFB Using Resistive Divider and Amplifier 812		
	Minimum Detectable Signal 754		12.5.2 CMFB Using Two Differential		
11.5	Equivalent Input Noise Generators 756		Pairs 816		
	11.5.1 Bipolar Transistor Noise Generators 757		12.5.3 CMFB Using Transistors in the Triode Region 819		
	11.5.2 MOS Transistor Noise Generators		12.5.4 Switched-Capacitor CMFB 821		
	762	12.6	Fully Differential Op Amps 823		
11.6	Effect of Feedback on Noise Performance 764		12.6.1 A Fully Differential Two-Stage Op Amp 823		
	11.6.1 Effect of Ideal Feedback on Noise Performance 764		12.6.2 Fully Differential Telescopic Cascode Op Amp 833		

xiv Symbol Convention

Bandwidth of the CMFB Loop 844

12.7

12.8

- 12.6.3 Fully Differential Folded-Cascode Op Amp 834 Folded-Cascode Op Amp 845

 12.6.4 A Differential Op Amp with Two Differential Input Stages 835

 12.6.5 Neutralization 835 Frequency Analysis 850

 12.9.1 DC Biasing 848

 12.9.2 Low-Frequency Analysis 850

 12.9.3 Frequency and Time Responses in a Feedback Application 856

 838
 - Index 871

Symbol Convention

Unless otherwise stated, the following symbol convention is used in this book. Bias or dc quantities, such as transistor collector current I_C and collector-emitter voltage V_{CE} , are represented by uppercase symbols with uppercase subscripts. Small-signal quantities, such as the incremental change in transistor collector current i_c , are represented by lowercase symbols with lowercase subscripts. Elements such as transconductance g_m in small-signal equivalent circuits are represented in the same way. Finally, quantities such as total collector current I_C , which represent the sum of the bias quantity and the signal quantity, are represented by an uppercase symbol with a lowercase subscript.

CHAPTER [

Models for Integrated-Circuit Active Devices

1.1 Introduction

The analysis and design of integrated circuits depend heavily on the utilization of suitable models for integrated-circuit components. This is true in hand analysis, where fairly simple models are generally used, and in computer analysis, where more complex models are encountered. Since any analysis is only as accurate as the model used, it is essential that the circuit designer have a thorough understanding of the origin of the models commonly utilized and the degree of approximation involved in each.

This chapter deals with the derivation of large-signal and small-signal models for integrated-circuit devices. The treatment begins with a consideration of the properties of *pn* junctions, which are basic parts of most integrated-circuit elements. Since this book is primarily concerned with circuit analysis and design, no attempt has been made to produce a comprehensive treatment of semiconductor physics. The emphasis is on summarizing the basic aspects of semiconductor-device behavior and indicating how these can be modeled by equivalent circuits.

1.2 Depletion Region of a pn Junction

The properties of reverse-biased pn junctions have an important influence on the characteristics of many integrated-circuit components. For example, reverse-biased pn junctions exist between many integrated-circuit elements and the underlying substrate, and these junctions all contribute voltage-dependent parasitic capacitances. In addition, a number of important characteristics of active devices, such as breakdown voltage and output resistance, depend directly on the properties of the depletion region of a reverse-biased pn junction. Finally, the basic operation of the junction field-effect transistor is controlled by the width of the depletion region of a pn junction. Because of its importance and application to many different problems, an analysis of the depletion region of a reverse-biased pn junction is considered below. The properties of forward-biased pn junctions are treated in Section 1.3 when bipolar-transistor operation is described.

Consider a pn junction under reverse bias as shown in Fig. 1.1. Assume $constant\ doping\ densities$ of N_D atoms/cm³ in the n-type material and N_A atoms/cm³ in the p-type material. (The characteristics of junctions with nonconstant doping densities will be described later.) Due to the difference in carrier concentrations in the p-type and n-type regions, there exists a region at the junction where the mobile holes and electrons have been removed, leaving the fixed acceptor and donor ions. Each acceptor atom carries a negative charge and each donor atom carries a positive charge, so that the region near the junction is one of significant space charge and resulting high electric field. This is called the depletion region or space-charge






Figure 1.1 The abrupt junction under reverse bias V_R . (a) Schematic. (b) Charge density. (c) Electric field. (d) Electrostatic potential.

region. It is assumed that the edges of the depletion region are sharply defined as shown in Fig. 1.1, and this is a good approximation in most cases.

For zero applied bias, there exists a voltage ψ_0 across the junction called the built-in potential. This potential opposes the diffusion of mobile holes and electrons across the junction in equilibrium and has a value 1

$$\psi_0 = V_T \ln \frac{N_A N_D}{n_i^2} \tag{1.1}$$

where

$$V_T = \frac{kT}{q} \simeq 26 \text{ mV} \quad \text{at} \quad 300^{\circ} \text{K}$$

the quantity n_i is the intrinsic carrier concentration in a pure sample of the semiconductor and $n_i \simeq 1.5 \times 10^{10} \text{cm}^{-3}$ at 300°K for silicon.

In Fig. 1.1 the built-in potential is augmented by the applied reverse bias, V_R , and the total voltage across the junction is $(\psi_0 + V_R)$. If the depletion region penetrates a distance W_1 into the p-type region and W_2 into the n-type region, then we require

$$W_1 N_A = W_2 N_D \tag{1.2}$$

because the total charge per unit area on either side of the junction must be equal in magnitude but opposite in sign.

Poisson's equation in one dimension requires that

$$\frac{d^2V}{dx^2} = -\frac{\rho}{\epsilon} = \frac{qN_A}{\epsilon} \quad \text{for} \quad -W_1 < x < 0 \tag{1.3}$$

where ρ is the charge density, q is the electron charge (1.6 × 10⁻¹⁹ coulomb), and ϵ is the permittivity of the silicon (1.04 × 10⁻¹² farad/cm). The permittivity is often expressed as

$$\epsilon = K_S \epsilon_0 \tag{1.4}$$

where K_S is the dielectric constant of silicon and ϵ_0 is the permittivity of free space (8.86 × 10^{-14} F/cm). Integration of (1.3) gives

$$\frac{dV}{dx} = \frac{qN_A}{\epsilon}x + C_1 \tag{1.5}$$

where C_1 is a constant. However, the electric field \mathscr{E} is given by

$$\mathscr{E} = -\frac{dV}{dx} = -\left(\frac{qN_A}{\epsilon}x + C_1\right) \tag{1.6}$$

Since there is zero electric field outside the depletion region, a boundary condition is

$$\mathscr{E} = 0$$
 for $x = -W_1$

and use of this condition in (1.6) gives

$$\mathscr{E} = -\frac{qN_A}{\epsilon}(x + W_1) = -\frac{dV}{dx} \quad \text{for} \quad -W_1 < x < 0$$
 (1.7)

Thus the dipole of charge existing at the junction gives rise to an electric field that varies linearly with distance.

Integration of (1.7) gives

$$V = \frac{qN_A}{\epsilon} \left(\frac{x^2}{2} + W_1 x \right) + C_2 \tag{1.8}$$

If the zero for potential is arbitrarily taken to be the potential of the neutral p-type region, then a second boundary condition is

$$V = 0$$
 for $x = -W_1$

and use of this in (1.8) gives

$$V = \frac{qN_A}{\epsilon} \left(\frac{x^2}{2} + W_1 x + \frac{W_1^2}{2} \right) \quad \text{for} \quad -W_1 < x < 0$$
 (1.9)

At x = 0, we define $V = V_1$, and then (1.9) gives

$$V_1 = \frac{qN_A}{\epsilon} \frac{W_1^2}{2} \tag{1.10}$$

If the potential difference from x = 0 to $x = W_2$ is V_2 , then it follows that

$$V_2 = \frac{qN_D}{\epsilon} \frac{W_2^2}{2} \tag{1.11}$$

and thus the total voltage across the junction is

$$\psi_0 + V_R = V_1 + V_2 = \frac{q}{2\epsilon} (N_A W_1^2 + N_D W_2^2)$$
 (1.12)