
Proceedings

IEEE
INTERNATIONAL
CONFERENCE ON
CIRCUITS AND
COMPUTERS

ICCC 82



COMPUTER SOCIETY PRESS

IEEE CATALOG NO. 82CH1813-5 LIBRARY OF CONGRESS 82-82292 IEEE COMFUTER SOCIETY ORDER NO. 429

5506711

Order from: IEEE Computer Society Fost Office Box 80452 Worldway Postal Center Los Angeles, CA 90080 IEEE Service Center 445 Hoes Lane Piscataway, NJ 08854




THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

5506711

Published by IEEE Computer Society Press 1109 Spring Street Silver Spring, MD 20910

The papers appearing in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and are published as presented and without change, in the interests of timely dissemination. Their inclusion in this publication does not necessarily constitute endorsement by the editors, IEEE Computer Society Press, or the Institute of Electrical and Electronics Engineers, Inc.



Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 21 Congress Street, Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47 St., New York, NY 10017. All rights reserved. Copyright © 1982 by The Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog No. 82CH1813-5 Library of Congress No. 82-82292 IEEE Computer Society Order No. 429

Order from: IEEE Computer Society

Post Office Box 80452 Worldway Postal Center Los Angeles, CA 90080 IEEE Service Center 445 Hoes Lane Piscataway, NJ 08854



The Institute of Electrical and Electronics Engineers, Inc.

Foreword

On behalf of the Conference Committee we would like to extend a special welcome to the Second International Conference on Circuits and Computers—ICCC-82. The first conference, organized by Guy Rabbat and held at the Rye Town Hilton Inn in Port Chester, New York, was very successful. Several suggestions from that meeting have been incorporated into this year's conference.

History has shown that the complexity of ICs has doubled every 1½ to 2 years. This increase in complexity to include very large scale integrated (VLSI) and very high-speed integrated (VHSI) circuits supported by improved fabrication techniques has emphasized the need for new circuit architectures and revolutionary design and testing methods. In addition, the availability of these complex ICs has presented new challenges to system designers to efficiently utilize the expanded signal processing capability.

ICCC-82 highlights topics associated with development and application of VLSI circuits to large-scale systems. While several workshops and conferences emphasize many different aspects of VLSI circuits, this conference is the only conference sponsored jointly by the IEEE Computer Society and Circuits and Systems Society and emphasizes three interdependent areas that characterize emerging VLSI technology: semiconductor technology, CAD design systems, and computing technology.

We would like to express our appreciation to the Technical Program Committee for the outstanding conference program. The response to the call for papers was overwhelming. The committee had a monumental task in reducing the approximately five hundred abstracts submitted for consideration by about two-thirds. Although many good papers could not be included, the 140 papers contained in the program are intended to describe some of the latest and most important accomplishments in the field. The international character of the conference is emphasized by the fact that one-third of the papers in the technical program are from overseas.

Special thanks are also extended to the Mid-Hudson and New York Sections of IEEE for publicity, local arrangements and assistance with the visual aids presentations.

C. W. Gwyn General Conference Chairman

J.J. Golembeski Technical Program Chairman

Conference Committee

General Chairman

Charles W. Gwyn

Sandia National Laboratories

Technical Program Chairman

John Golembeski

Bell Laboratories

Local Arrangements

V.L. Gani

Chairman, Mid-Hudson IEEE

Section

IBM Corporation

Treasurer

Marvin E. Daniel

Sandia National Laboratories

Special Sessions

Guy Rabbat

IBM Corporation

Publicity and Publications

Merlin G. Smith

T.J. Watson Research Center

Secretary

Jack Goetz

Mid-Hudson Section

Workshop Coordinator

Bernie De Marinis

Booz Allen & Hamilton

Technical Committee

Technical Program Chairman

John J. Golembeski Bell Laboratories

Kenneth R. Anderson

Siemens Corp. CRT

Frank Boesch

Stevens Institute of Technology

A.K. Bose

Bell Laboratories

Claude Davis

IBM Laboratories

Robert Dutton

Stanford University

Ivan Frisch

Network Analysis Corp

Ian Getreu

Textronix Inc.

Keural Goksel

Bell Laboratories

Shlomo Karni

University of New Mexico

R.H. Krambeck

Bell Laboratories

Saul Levy
Rutgers University

Paul Losleben

DARPA/IPTO

W.J. McCalla

Hewlett Packard Corp.

B.T. Murphy

Bell Laboratories

D.O. Pederson

University of California

Guy Rabbat

IBM Laboratories

Ronald Rohrer

G E Microelectronic Center

Daniel G. Schweikert

United Technologies

Charles P. Thacker

XEROX Corp.

Timothy Trick

University of Illinois

Table of Contents

Session	on 1: IC Performance Limits and Trends (P. Losleben, Moderator)	
1.1	The Key to High Performance Processors—Packaging	2
1.2	VLSI Approaching Cost-Performance Saturation	6
1.3	Application of GaAs Integrated Circuits for High Speed Computers	7
Sessio	on 2: Microprocessor Design Techniques I (S. Law, Moderator)	
	An Externally Microprogrammable 32-Bit VLSI Processing System R. Gunderson	12
2.2	Hierarchical Design Methodology for a Single Chip 32 Bit Microprocessor D.E. Blahut, R.H. Krambeck, H.F.S. Law, H. Shichman, and H.C. So	16
2.3	A 370 Emulator Chip	21
Sessio	on 3: Large Scale Multilevel Simulation and Analysis (A. Ruehli, Moderator)	
3.1	Multilevel Simulation in VISTA: Architecture and Performance R.I. Gardner, J.W. Grundmann, D.S. Pass, and K.C. Swanson	26
3.2	Electrical Consistency in Schematic Simulation	30
3.3	A Prediction-Relaxation-Based Simulator for MOS Circuits	34
3.4 (Circuit Analysis, Logic Simulation and Symbolic Design for VLSI Synthesis	38
3.5 [LOGMOS: A Transistor Oriented Logic Simulator with Assignable Delays	42
3.6 I	mplementation Issues in Multiple Delay Switch Level Simulation	46
Sessio	n 4: Topics in Computer Organization I (S. Levy, Moderator)	
4.1 /	A Dynamically Reconfigurable Computation Network for Flexible and High-Speed Signal Processing	52
4.2 A	T. Ohkami, N.B. Iijima, T. Sakamoto, T. Hirai, A. Iwase, and C. Tanaka A Data Flow Language and Interpreter for a Reconfigurable	
	Distributed Data Processor	56
	mplementation of a Fully Reconfigurable Multimicroprocessor	60
	oward the Liveness Analysis of Data Flow Program Graphs	63
	A Self-Routing Recirculating Shuffle-Exchange Network for Multiprocessors and Packet-Switching	67
	A. Shimor and S. Ruhman	
4.6 A	A Bit Flow Processor Module for Distributed Computing Systems	71
	1 5: Computer Communication Networks I (I. Frisch, Moderator)	
	analytical Model of Dynamic Routing in Virtual Circuit acket-Switching Network	76
5.2 B	A. Gershi asic Transport Protocol Formalization by Means of Finite State Machines	81
<i>-</i>	S. Alfonzetti and S. Casale	
	erminal-Pair Reliability Analysis of the Probabilistic Bridge Network y a New Recursive Approach	851
	C. Lisboa, P.M. Lin, and B.L. Leon	

	The Use of Stochastic Control in Parallel Communication Processors	89
5.5	A.D. Klappholz and A. Kershenbaum Survivable Computer Communication Routing Using Decentralized Control	93
5.5	K. Brayer	7.5
5.6	The XPC—A VLSI Link-Level Controller for X.25 LAPB	98
Sess	ion 6: Microprocessor Design Techniques II (S. Law, Moderator)	
6.1	16b CPU Design by a Hierarchical Polycell Approach	102
	ion 7: Timing Methodologies (R.H. Krambeck, Moderator)	
	A Clocking Discipline for Two-Phase Digital Systems	108
7.2	Electrical Design of BELLMAC-32A Microprocessor	112
	ion 8: Topics in Computer Organization II (S. Levy, Moderator)	
	Reconfigurable Parallel Pipelines for Fault Tolerance	118
8.2	General Purpose Reconfigurable Architecture	122
Sess	ion 9: Computer Communications Networks II (I. Frisch, Moderator)	
9.1	M-Graph Approach for Protocol Validation	128
9.2	A Statistical Mechanics of Distributed Computer Communication Mechanisms	133
Sess	ion 10: Plenary Session	
	el Session 11: An Industry View of VLSI Directions (S. Teicher, D. Toombs, T.	
	ngo, G.P. Parker, K. Kurokawa, K. Kataoka, P. Low, and G. Tooker: Panelists)	
Socci	ion 12: High Speed Arithmetic (I.E. Getreu, Moderator)	
	Relaxed Pinout Constraints Yield Improved Parallel Adders for	
	Relaxed Fillout Collectionits field improved faranci Adders to	
	VLSI-Based Systems	142
	VLSI-Based Systems	142 147
	VLSI-Based Systems	
	VLSI-Based Systems	147
12.3 Sessi	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator)	147 151
12.3 Sessi 13.1	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M. W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller	147 151 156
12.3 Sessi 13.1	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M.W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor HF.S. Law and M. Shoji	147 151 156 161
12.3 Sessi 13.1	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M.W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor	147 151 156
12.3 Sessi 13.1 13.2 13.3 Sessi	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M.W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor HF.S. Law and M. Shoji Some Theoretical Results on the Optimal PLA Folding Problem M. Luby, U. Vazirani, V. Vazirani, and A. Sangiovanni-Vincentelli ion 14: VLSI Circuit Analysis and Simulation (D. Agnew, Moderator)	147 151 156 161 165
12.3 Sessi 13.1 13.2 13.3 Sessi 14.1	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M. W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor HF.S. Law and M. Shoji Some Theoretical Results on the Optimal PLA Folding Problem M. Luby, U. Vazirani, V. Vazirani, and A. Sangiovanni-Vincentelli ion 14: VLSI Circuit Analysis and Simulation (D. Agnew, Moderator) Circuit Simulation on Vector Processors A. Vladimirescu and D.O. Pederson	147 151 156 161
12.3 Sessi 13.1 13.2 13.3 Sessi 14.1	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M. W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor HF.S. Law and M. Shoji Some Theoretical Results on the Optimal PLA Folding Problem M. Luby, U. Vazirani, V. Vazirani, and A. Sangiovanni-Vincentelli ion 14: VLSI Circuit Analysis and Simulation (D. Agnew, Moderator) Circuit Simulation on Vector Processors A. Vladimirescu and D.O. Pederson CAMUS—A Mixed-Mode Network Analysis Program	147 151 156 161 165
12.3 Sessi 13.1 13.2 13.3 Sessi 14.1 14.2	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M. W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor HF.S. Law and M. Shoji Some Theoretical Results on the Optimal PLA Folding Problem M. Luby, U. Vazirani, V. Vazirani, and A. Sangiovanni-Vincentelli ion 14: VLSI Circuit Analysis and Simulation (D. Agnew, Moderator) Circuit Simulation on Vector Processors A. Vladimirescu and D.O. Pederson CAMUS—A Mixed-Mode Network Analysis Program G. Mancini and N. Rumin	147 151 156 161 165
12.3 Sessi 13.1 13.2 13.3 Sessi 14.1 14.2	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M.W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor HF.S. Law and M. Shoji Some Theoretical Results on the Optimal PLA Folding Problem M. Luby, U. Vazirani, V. Vazirani, and A. Sangiovanni-Vincentelli ion 14: VLSI Circuit Analysis and Simulation (D. Agnew, Moderator) Circuit Simulation on Vector Processors A. Vladimirescu and D.O. Pederson CAMUS—A Mixed-Mode Network Analysis Program G. Mancini and N. Rumin Solution of Piecewise Linear Ordinary Differential Equations Using Waveform	147 151 156 161 165 172
12.3 Sessi 13.1 13.2 13.3 Sessi 14.1 14.2 14.3	VLSI-Based Systems A.C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M.W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor HF.S. Law and M. Shoji Some Theoretical Results on the Optimal PLA Folding Problem M. Luby, U. Vazirani, V. Vazirani, and A. Sangiovanni-Vincentelli ion 14: VLSI Circuit Analysis and Simulation (D. Agnew, Moderator) Circuit Simulation on Vector Processors A. Vladimirescu and D.O. Pederson CAMUS—A Mixed-Mode Network Analysis Program G. Mancini and N. Rumin Solution of Piecewise Linear Ordinary Differential Equations Using Waveform Relaxation and Laplace Transforms R.J. Kaye and A.L.M. Sangiovanni-Vincentelli	147 151 156 161 165 172 176
12.3 Sessi 13.1 13.2 13.3 Sessi 14.1 14.2 14.3	VLSI-Based Systems A. C. Erdal and P.D. Fisher On Fast Binary Addition in MOS Technologies J. Vuillemin and L. Guibas A 16-Bit CMOS/SOS Multiplier-Accumulator J. Iwamura, K. Suganuma, S. Taguchi, M. Kimura, and K. Maeguchi ion 13: PLA Generation (R. Newton, Moderator) A Fully Automatic, Technology-Independent PLA Macrocell Generator M. W. Stebnisky, M.J. McGinnis, J.C. Werbickas, R.N. Putatunda, and A. Feller PLA Design for the BELLMAC-32A Microprocessor HF.S. Law and M. Shoji Some Theoretical Results on the Optimal PLA Folding Problem M. Luby, U. Vazirani, V. Vazirani, and A. Sangiovanni-Vincentelli ion 14: VLSI Circuit Analysis and Simulation (D. Agnew, Moderator) Circuit Simulation on Vector Processors A. Vladimirescu and D.O. Pederson CAMUS—A Mixed-Mode Network Analysis Program G. Mancini and N. Rumin Solution of Piecewise Linear Ordinary Differential Equations Using Waveform Relaxation and Laplace Transforms	147 151 156 161 165 172

14.6	R. Putatunda	19.
Seco	ion 15: Design for Testability (V.D. Agrawal, Moderator)	
	Testability Enhancement of VLS! Using Circuit Structures	198
15.1	V.G. Oklobdzija and M.D. Ercegovac	• • • • • • • • • • • • • • • • • • • •
15.2	The Use of Rademacher-Walsh Spectrum in Testing and Design	
13.2	of Digital Circuits	202
	TC. Hsiao and S.C. Seth	202
153		20.
15.3	A Novel Approach to Fault-Tolerant Sequential Circuits	206
	Y. Takefuji, Y. Adachi, and H. Aiso	
15.4	A Testable Regular Design	210
	C.C. Timoc, J.M. Favennec, and C. Le Blanche	
15.5	Testing Feedback Bridging Faults Among Internal, Input and Output	
	Lines by Two Patterns	214
	S. Xu and S.Y.H. Su	
Saca	ion 16: Topics in Computer Organization III (C. Davis, Moderator)	
	Mean Time to System Disappointment—Generalization of	
10.1		220
	Mean Time Between Failures	220
	Y. Min, Y.K. Malaiya, and S.Y.H. Su	
16.2	New Design Methodologies and Circuits Needed for Parallel VLSI Supercomputers	224
	R.B. Lee and A.L. Wiemann	
16.3	An Array Architecture for Parallel FFT Processing	232
	T.J. Chou	
16.4	Titanic: A VLSI Based Content Addressable Parallel Array Processor	236
	C. Weems, S. Levitan, and C. Foster	
16.5	Distributed Memory Management for Multiprocessor	240
10.5	F. Briggs and B.A. Parvin	240
	ion 17: New Routing Techniques and Applications (J. Wisniewski, Moderator)	
17.1	On the Routability and Channel Routing Order of a General Cell Approach	246
	WT. Liu and D.E. Atkins	
17.2	Bounds on Channel Width and a Routing Algorithm for a Classical	
	Channel Configuration	250
	M.S. Chandrasekhar and M.A. Breuer	
17.3	A New Area Router, The LRS Algorithm	256
	L.R. Smith, T. Saxe, J. Newkirk, and R. Mathews	
17 4	A Channel Router Having Layer Assignment Capability for	
17.4		200
	Arbitrarily-Sized Rectangular Building Blocks	260
	M. Ishii, N. Harada, S. Ido, M. Koyama, and T. Inoue	
17.5	Spatial Distribution of Wires in Master-Slice VLSI	265
	M. Burstein, S.J. Hong, and R. Nair	
17.6	A Rerouting Scheme for Single-Layer Printed Wiring Boards	270
	S. Futagami, I. Shirakawa, and H. Ozaki	
Sessi	on 18: Silicon Computers (C. Yu, Moderator)	
	The Structure of a Silicon Compiler	272
10.1	D.D. Gajski	212
10.3		077
18.2	The Siclops Silicon Compiler	277
	T.S. Hedges, K.H. Slater, G.W. Clow, and T. Whitney	
18,3	SLAP—A Methodology for Silicon Layout	281
	S.P. Reiss and J.E. Savage	
Sessi	on 19: Device Analysis and Processing Aids (R.W. Dutton, Moderator)	
	An Analysis of MOSFETs' Narrow-Channel Effects	286
	R. Dang, N. Shigyo, T. Wada, S. Onga, and M. Konaka	_00
10.2	PRIDE—A Handheld Tool for IGFET Process and Device Design	290
17,2		270
10.2	J.R. Pfiester and J.D. Meindl	204
17.5	Automated Wafer Processing	294
	I. Gililland and A. Liotenhero	

19.4 FABRICS II: A Statistical Simulator of the IC Fabrication Process	298
Session 20: Topology Extraction and Reduction (F. Boesch, Moderator)	
20.1 Precise Device Recognition Technique for Bipolar IC/LSI	304
20.2 LAS: Layout Pattern Analysis System With New Approach	308
Y. Okamura, Y. Muraishi, T. Sato, and Y. Ikemoto	
20.3 PARADISE: A Circuit Diagram Generating System From LSI Mask Patterns	312
20.4 PSL—Pattern Analyzer to Circuit Simulator Linker	316
T. Watanabe, T. Sugawara, and K. Komuro	510
20.5 A General Solution for Design Verification	320
P.H. Munch and K.H. Munch	
20.6 Logic Function Extraction for NMOS Circuits	324
R.M. Apte, NS. Chang, and J.A. Abraham 20.7 A Logic Expression Generator for MOS Circuits	328
D. Saab and I. Hajj	320
Session 21: Test Application I (J. Coleman, Moderator)	
21.1 A System for Testing LSI Multi-Chip Modules Using Through-the-Pins Testing	334
H.D. Schnurmann, R.M. Peters, and L.J. Vidunas	241
21.2 VLSI Testing, Diagnostics and Qualification	341
21.3 Testing for Delay Faults in a PLA	346
K. Son and D.K. Pradhan	
Session 22: Digital Signal Processing Applications I (W.K. Jenkins, Moderator)	
22.1 Advanced Radar Signal Processing—A Challenge for VLS1	352
R. Klemm	
22.2 A Single Chip Digital Signal Processor	356
M. Cand, P. Le Scan, and A. Roset 22.3 A Building Block for Digital Signal Processing: The Digital Operational Amplifier	360
T. Thong and R. G. Sparkes	
22.4 High Speed Signal Processing Functional Unit	363
B. Hiatt, H. Bussey, and H. Spaanenburg	
Session 23: Computational Algorithms (A. Mukhopadhyay, Moderator)	
23.1 A VLSI Device for Fast Exponentiation in Finite Fields	368
B. Fam and J. Kowalchuk 23.2 VLSI Algorithms for Doolittle's, Crout's and Cholesky's Methods	372
L. Johnsson	312
23.3 Decoupled Solution of Circuit Matrices on Pipelined Processors	377
D.A. Calahan	
23.4 A Processor Array for Factorization of Unstructured Sparse Matrices	380
23.5 Hardware Algorithms for a Class of Problems Defined by Recurrence Relations	384
S. Wakabayashi, T. Kikuno, and N. Yoshida 23.6 A DC Iteration Algorithm for Difficult-to-Converge VLSI Circuits	388
P. Yang	.,00
Session 24: Physical Design (D.G. Schweikert, Moderator)	
24.1 Structured Wiring Organization in Automatic VLS1 Layout Design	394
24.2 Optimal Layer Assignment for Interconnect	398
R. Y. Pinter 24.3 The Complexity of Two-Dimensional Compaction of VLSI Layouts	402
S. Sastry and A. Parker	TU2
24.4 Graph Search With a Systolic Multiqueue	4 07
·	

24.:	5 Employing a Distributed Array Processor in a Dedicated	
	Gate Array Layout System	411
	H.G. Adshead	
24.6	6 Automatic Placement and Routing Program for Logic VLSI Design Based on	
	Hierarchical Layout Method	415
	H. Terai, M. Hayase, T. Ishii, C. Miura, T. Kozawa, K. Kishida, and Y. Nagao	
24.	7 A Hierarchical Layout Description for Artwork Analysis of VLSI IC	419
	M. Marek-Sadowska and W. Maly	
Par	nel Session 25: The University Role in VLSI Research and Education	
	A.J. Steckl, Moderator; N. Masnari, J.A.G. Jess, F. Branin, R. Shuey,	
	. Sumney, and D.O. Pederson: Panelists)	
	sion 26: Timing Analysis and Logic Simulation (S. Karni, Moderator)	
	Path Delay Computation for Integrated Systems	426
20.	H.K. Al-Hussein and R. W. Dutton	420
26.1	2 Modeling of MOS Transistors in a Logic Simulator	421
20.2		431
26.5	G.D. Jordan and R.M. Apte	435
20	3 User Interface for an Interactive MOS Simulator	435
26	R. Willoner	420
20.4	Accurate Multiple Delay Calculations for MOS Circuits	439
26.6	V.B. Rao and T.N. Trick	443
20	5 Design Verification of Large Scale LSI Computers	443
26.6	Y. Ohno, M. Miyoshi, Y. Kazama, O. Tada, and T. Sakai	4.45
20.0	S Electronic Rule Checking for Structured VLSI Physical Design	447
	T. Akino, T. Kajita, A. Tanaka, H. Miyamoto, and Y. Mitsuyasu	
Sess	ion 27: Test Generation and Testability Analysis (M.C. Graf, Moderator)	
	Automatic Test Generation for VLSI	452
	P.J. Miller and G.E. Taylor	
27.2	A Class of Test Generators for Built-in-Testing	456
	E.M. Aboulhamid and E. Cerny	-, -
27.3	An Information Flow Approach to Functional Testability Measures	460
	H.S. Fung and J.Y.O. Fong	
27.4	Automatic Test Generating Using a Matrix Model of Digital Systems	464
	C.F. Acken	
27.5	A Deductive Method for Non Classical Logic Fault Simulation	468
	N. Giambiasi, M. Sigal, and J.C. Rault	
27.6	Fault Location in Combinational Logic Networks by Multistage	
	Binary Tree Classifier	471
	S.R. Das, W.B. Jones, Z. Chen, A.K. Nath, and T.T. Lee	
Sess	ion 28: Digital Signal Processing and Applications II (T.N. Trick, Moderator)	
	A Digital Signal Processor for Real Time Adaptive Transform Coding of	
	Audio Signals up to 20 kHz Bandwidth	474
	KH. Brandenburg, G.G. Langenbucher, H. Schramm, and D. Seitzer	7/4
28.2	The Simulation Results and Hardware Implementation of a New	
	Time Domain Speech Scrambling Algorithm	478
	LS. Lee and YP. Hung	470
28.3	A High Speed CCD Interpolator Filter	18 2
_	S. Law, G.C. Temes, T.M. Ngo, and A. Ibrahim	402
Speni		
30 I	ion 29: Digital Signal Processing Architecture.I (T. Thong, Moderator)	466
۷7. I	FIR Digital Filters for VLSI Implementation Y. Neuvo and S.K. Mitra	488
29.2		406
£7.L	New Concepts for Digital Signal Processors L. Gazsi	492
20.3	Stored-Product Techniques of Digital Signal Processing	40.4
J	W. Steenaart, D. Dubois, O. Monkewich, and T. Tiahiadi	494
	77. SECCHAUL, D. DUDOS, O. MONKENICH, AND I. HANIAA	

	ion 30: Design Entry (J.A.G. Jess, Moderator)	
30.1	Aids for VLSI Design Entry and Partitioning	500
30.2	Schematic Entry System With a Query Feature	503
30.3	The Making of Scheme-81	507
	ion 31: CAD Systems (J. Crawford, Moderator)	
31.1	Integrated Design Automation System for Custom and	
	Gate Array VLSI Design	512
31.2	An Integrated Custom VLSI Design System	516
	K. Sato, M. Kakinuma, T. Yahara, and SI. Murai	
31.3	Interactive Database Management for Integrated Circuit Design	
	on the UNIX Operating System	520
	E. de Doncker, P. Dewilde, J. Fokkema, R. Sennema, and K.J. Singh	
Sessi	ion 32: Interactive Design Aids (R. Rohrer, Moderator)	
	Hierarchical Analysis Tools in an Interactive Environment	526
32.2	VLSI Hierarchical Design Verification	530
	S.E. Bello, J.L. Hoffman, Jr., R.I. McMillan, and J.A. Ludwig	
32.3	WISE—An Interactive Symbolic Editor with Connectivity Maintenance	534
	D. Gibson, D. Pantle, and N. Pierman	
32.4	TESS: A Topological Evaluator Tool	539
	R. Reis	
32.5	A Modified Objective Function and a Fast Algorithm for Design Centering D. Agnew	543
Sessi	on 33: Test Applications II (K. Anderson, Moderator)	
	Automatic Test Generation for Electron-Beam Testing of VLSI Circuits	548
33.2	Internal Testing of an 8 Bit Single Chip CMOS/SOS Microcomputer	
	Using an Electron Beam Tester	552
	H. Koike, K. Doi, J. Iwamura, K. Maeguchi, T. Sato, and H. Tango	
33.3	Characterizing the LSI Yield Equation from the Chip Test Data	556
	S.C. Seth and V.D. Agrawal	
	A Pattern Recognition Based Method for IC Failure Analysis	560
33.5	Fault Characterization of VLSI MOS Circuits	564
Sessi	on 34: Digital Signal Processing Architecture II (S.K. Mitra, Moderator)	
	Bit-Level Fixed-Flow Architectures for Signal Processing	570
34.2	A Parallel VLSI Architecture for a Digital Filter of Arbitrary Length Using	
- ··-	Fermat Number Transforms	574
	T.K. Truong, I.S. Reed, CS. Yeh, and H.M. Shao	
34.3	Overflow Detection in Self-Checking Residue Number Digital Processors	579
	W.K. Jenkins	
34.4	A VLSI Binary Multiplier Using Residue Number Systems	583
	F. Barsi and A. Di Cola	
34.5	A Large-Scale Data-Flow Computer for Parallel Signal Processing	590
	F.S. Wong and M.R. Ito	
34.6	On the VLSI Implementation of a Data Flow Signal Processor	594
	K. Kronlöf, I. Hartimo, and O. Simula	

Session 35: Hardware Description Language (A. Parker, Moderator)	
35.1 LOGAL+—A Hardware Description Language for Hierarchical Design	
and Multilevel Simulation 6	00
G.M. Nurie	
35:2 ELLA: A Hardware Description Language 6	04
J.D. Morison, N.E. Peeling, and T.L. Thorp	
35.3 Hardware Description System Development 6	08
D. Ackley, J. Carnegie, and E.B. Hassler, Jr.	
35.4 The Sandia Micro Artwork Generation for Integrated Circuits (SMAGIC) System	
and the Hierarchical Artwork (HAT) Language 6	12
B.D. Richard	
35.5 Experiences in the Use of a Translator Writing System for the Development of CAD	
Software for LSI Design 6	16
E. Kjelkerud, U. Hedengran, and P. Karlsson	
Late Papers	
VLSI Approaching Cost-Performance Saturation	20
D.J. McGreivy	
Fault Location in Combinational Logic Networks by Multistage Binary Tree Classifier 6	24
S.R. Das, W.B. Jones, Z. Chen, A.K. Nath, and T.T. Lee	
Author Index	29

Session 1: IC Performance Limits and Trends

Moderator

P. Losleben DARPA/IPTO

1

H. L. Caswell, Laboratory Director
K. L. Leiner, Technical Staff, Laboratory Director

IBM Corporation
East Fishkill Facility
Route 52
Hopewell Junction, NY 12533

ABSTRACT

This paper reviews technology factors limiting performance in high end commercial processors. The discussion will include implications of GaAs and Josephson technologies as well as critical packaging parameters. The key factor will be shown to be packaging where the acceptable package must not only provide short time of flight delays but also adequate power distribution and cooling. The multi-level ceramic technology used in the IBM 3081 will be reviewed to illustrate how these requirements are satisfied with this technology.

INTRODUCTION

During the past 20 years we have seen rapid advances in the area of silicon technology. This has lead to the advent of significant "computer on a chip" products which have revolutionized the data processing industry [1]. This progress has also made possible the increase in high performance computer capability from clock cycles of 200 nanoseconds in the IBM 360/65 announced in April 1965 to a clock rate of 26 nanoseconds and more than a 20 times performance improvement (Figure 1) as announced in the IBM 3081 Model K in October of 1981.




FIGURE 1 Relative Performance Trend

As we look to the future it's difficult to envision high end processors not being made up of large collections of individual chips which must be interconnected efficiently [2] so as to minimize time of flight delays while at the same time providing adequate power distribution and power dissipation capabilities [3]. The challenge will be primarily one of packaging technology rather than integrated circuit technology.

THE CHALLENGE

As a discussion reference, we shall use the IBM 3081 Model K which utilizes advanced silicon chip and packaging technologies. An analysis of the system delays based upon critical path analysis is given in Figure 2.




FIGURE 2 Path Delay Analysis

One way to increase MIPS is to reduce cycle time through improved technology. The second way is through system architectural improvements which reduce the effective number of machine cycles required for an average instruction to be executed - typically requiring more system hardware made possible by technology advances. In practice a combination of both approaches is used. For this paper dealing with technology, we will assume that the 50-100 MIP processor will require a cycle time reduction by a factor of 3-5 (i.e., less than a 10 nanosecond clock), and the challenge will be one of the package providing the adequate delay propagation, noise tolerances, voltage distribu-

INTERNAL CHIP DELAYS

The internal TTL chip circuits used in the 3081 have a worse case delay of 1.55 nanoseconds. Recently, ECL silicon circuits with quoted delays of 250 picoseconds [4] and LVI circuits with delays of 160 picoseconds have been reported [5]. Looking ahead to further silicon technology advances enables us to predict with confidence the availability of high performance silicon circuits with delays less than 100 picosecond and chips containing several thousand gates. With some 12 to 16 levels of logic this would represent less then a 3 nanosecond contribution to the clock cycle.

Data paths containing cache accesses are frequently "critical" paths for high performance processors. There is a great deal of attention given to designing fast access cache chips. In the 3081 Model K the chip used is a 1K x 3 chip with an access time of less than 12 nanoseconds and a power dissipation of approximately 3 watts. Unlike main memory where technology advances have been used to drive density but not performance, in the cache chip area technology advances are used to better performance. Chip densities will be rather modest by today's FET standards (1 to 4 Kb vs 16 to 64 Kb). Thus tomorrow's individual chips will be adequately fast but not very dense (16 Kb or less), and many chips will be required for a suitably large cache (64 KB or larger). Furthermore, these chips with their overall increased power dissipation must be adequately cooled and yet packaged sufficiently close together so as not to affect the total cache access time adversely.

What about Gallium Arsenide [6,7] and Josephson [8] technology with their very fast internal circuits? The key lies in figure 2 where one sees that reducing the internal chip delays has limited leverage at the system level. With the large R&D resources being devoted to silicon (and the resultant advances), the entry barrier for these technologies becomes higher each year. Furthermore, if the new technology is unable to offer a comparable level of integration to that of silicon, then additional chip to chip crossing delays will rapidly negate at the system level any improvement due to a faster technology at the chip level. If a non-silicon technology emerges, it will be for reasons other than fast internal circuit delays (e.g., packaging for Josephson [9]).

OFF CHIP DRIVER DELAYS

A serious problem with high end processors is the data paths within the processor are wide in order to optimize performance. This means that even at relatively high levels of integration (several thousand circuits per chip) one faces the requirement that each

of these chips must have the capability to simultaneously drive wide data buses. The difficulty this poses is that simultaneous switching of these drivers can cause significant $L\Delta i/\Delta t$ voltage drop on the chip (where L is the inductance of the power distribution net, the Δ i is the total driver current change, and Δ t is the rise time of the driver output pulses). In the design of any high performance system, it is imperative that these "delta I" problems be accurately assessed; for example, even today in the 3081, this poses a serious design limitation - a limitation even with low inductance "C4" (Controlled Collapse Chip Connection [10]) solder. interconnection pads (96 signal I/O and 25 power I/O on a 704 circuit logic chip in the 3081). This design constraint limited simultaneous switching from 18 to 22 driven in critical system nets as a result of the "delta I" problem.

The criticality of voltage drops (DC design parameters) and simultaneous switching noise (AC design parameters) must also be considered with the presence of reflection and coupled noise. The package must provide an effective medium for propagation of signals between two chips while guaranteeing sufficent tolerances (Figure 3) between quiet and active circuits. While wiring rules can manage reflective noise and simultaneous switching noise, since they do not occur at the same time, the package must provide the remaining tolerances [11].




FIGURE 3 Signal Line Noise Sources

In looking ahead, the "delta I" problem becomes very severe. As the level of integration increases, the I/O requirement increases roughly as the 2/3 power of the number of circuits and the need for simultaneous switching increases proportionately. As pulse rise times decrease, the problem becomes more acute. In net, one can argue that there is a requirement for a 3-fold improvement at the package level associated with any VLSI performance improvement.

Referring back to Figure 2, reducing the external circuit delay proportionately with the other delay elements is perhaps the key problem to be addressed in advanced processors.

The classical answer to this problem is decoupling capacitors, and this solution has been proposed for the 3081 TCM package [12]. The difficulty with this answer lies in being able to place adequate capaciance sufficiently close to the switching circuits so they are not inductively decoupled at these frequencies.

PACKAGING

The Thermal Conduction Module (TCM) used in the 3081 provides a package which enables some 45,000 logic circuits (or equivalent cache bits) to be powered and cooled in a package only 90mm on a side. Each logic chip site offers an engineering change capability to provide rapid engineering change turn-around time during system bring-up. The close physical proximity of the chips provides for a very short delay associated with chip to chip signal propagation.

The TCM's 1800 pins (1200 of which are made available for signal interconnection) provide for wide band communication to other TCMs mounted on the integrated circuit package. Cooling capability is a maximum of 4 watts per chip allowing the total TCM to have a power dissipation capability of over 400 watts.

The present TCM, although adequate for its current application and providing for reasonable extendability, suffers from several limitations in terms of meeting long term requirements. One is the high dielectric constant associated with the alumina used in the TCM substrate. The high dielectric constant of alumina (Er ≅ 9) provides a delay penalty for signals propagating through the substrate. A lower dielectric constant such as is associated with glass ceramics (Er ≅ 5) is clearly desirable and could serve to reduce electrical delays while maintaining the same physical separation. The advisability of providing the decoupling capacitors [12], in close proximity to silicon chips is desirable perhaps even necessary to achieve the rise times required for future advanced processes. Enhanced top surface signal distribution systems utilizing thin film technology may also be needed to provide high performance chip environments. Larger substrates with more pins can also serve to minimize critical path crossings from one TCM to another.

It appears quite feasible to reduce the delay in Figure 2 associated with packaging. Higher chip levels of integration offer the potential for eliminating one chip crossing on average. The TCM improvements described above offer a further reduction. In net a factor of 2 and possibly 3 appear reasonable.

It is in the area of packaging that Josephson technology offers unique advantages [9].

The key problem is the low temperature requirement for super-conductivity and the difficulty this environment poses. Engineering is more difficult to do in liquid helium temperature (4°K) than at room temperature (e.g., testing, diagnostics, etc.). The packaging material problems are also non-trivial and the engineering work required to build a high performance processor is formidable.

INTEGRATED CIRCUITS PACKAGE

This advanced printed-circuit board serves to interconnect TCM's today in the 3081. It contains some six signal planes and some twelve power planes. There are also 19,200 connections on the board for interconnecting up to 9 TCMs [13].

Future requirements will be for better power distribution capability (already at several hundred amps) and closer effective TCM spacing to reduce delays.

To achieve the closer TCM spacing, the module shadow or sub-package images must be significantly improved. Since global wiring tracks and short pin-to-pin tracks do not affect interconnection spacing, input/output connector disposition must be improved to assist wire length distribution and wire conjestion [14].

TOLERANCES AND CLOCKS SKEW

An unwelcome but necessary contributor to system delay are tolerances and clocks skew. Historically through careful engineering they have tended to scale with cycle time, and it will be projected that this will continue to be the case.




FIGURE 4 Required Technology Improvements

CONCLUSION

To satisfy these very high computing requirements, a factor of four reduction in delay must be achieved. This delay distribution - presumably available in this decade - is shown in Figure 4. The key to achieving this lies in packaging.

- [1] C. Davis, G. Maley, R. Simmons, H. Stoller, R. Warren, and T. Wohr, "Gate Array Embodies System/370 Processor", Electronics (Oct. 9, 1980)
- [2] W. V. Vilkelis, "Lead Reduction Among Combinatorial Logic Circuits", IBM J. Res. Develop, Vol. 3, pp. 342-348 (May, 1982)
- [3] R. Bernhard, "Minis and Mainframes", IEEE Spectrum, pp. 34-36, (Jan., 1982)
- [4] S. C. Lee and A. S. Bass, "A 2500-Gate Bipolar Macro Cell Array with 250ps Gate Delay", ISSCC 1982, pp. 178-179
- [5] R. R. Konian, "Low-voltage-inverter Logic: a better bipolar option for VLSI", Electronics, pp. 133-135 (Apr. 7, 1982)
- [6] R. C. Eden, "Comparison of GaAs Device Approaches for Ultrahigh-speed VLSI", IEEE Proceedings, Vol. 70, pp. 5-12 (Jan., 1982)
- [7] S. I. Long, B. M. Welch, R. Zucca, P. M. Asbeck, C. P. Lee, C. G. Kirkpatrick, F. S. Lee, and R. C. Eden, "High Speed GaAs Integrated Circuits", IEEE Proceedings, Vol. 70, pp. 35-45 (Jan., 1982)
- [8] A. Mukherjee, "High Performance Data Processing in Josephson Technology", IEEE Electron Device Letter, Vol. 3, pp. 29-31 (Feb., 1982)
- [9] T. Gheewala, "The Josephson Technology", IEEE Proceedings, Vol. 70, pp. 26-34 (Jan., 1982)
- [10] L. F. Miller, "Controlled Collapse Reflow Chip Joining", IBM J. Res. Develop, Vol. 13, pp. 239-250 (1969)
- [11] E. E. Davidson, "Electrical Design of a High Speed Computer Package", IBM J. Res. Develop, Vol. 26, pp. 349-361 (May, 1982)
- [12] C. W. Ho, D. A. Chance, C. H. Bajovek, and R. E. Acosta, "The Thin Film Module as a High-Performance Semiconductor Package", IBM J. Res. Develop, Vol. 26, pp. 286-296 (May, 1982)
- [13] R. F. Bonner, J. A. Asselta and F. W. Haining, "Advanced Printed-Circuit Board Design for High-Performance Computer Applications", IBM J. Res. Develop, Vol. 26, pp. 297-305 (May, 1982)
- [14] J. H. Koch III, W. F. Mikhail, and W. R. Heller, "Influence on LSI Package Wireability of Via Availability and Wiring Track Accessibility", IBM J Res. Develop., Vol. 26, pp. 328-341 (May, 1982)