

Proceedings

Tenth International Conference on VLSI Design

January 4 – 7, 1997

Hyderabad, India

Sponsored by

VLSI Society of India Department of Electronics, Government of India

In cooperation with

IEEE

IEEE Computer Society Technical Committee on
Design Automation
IEEE Computer Society Technical Committee on VLSI
IEEE Circuits and Systems Society
Association for Computing Machinery SIGDA



IEEE Computer Society Press Los Alamitos, California

Washington • Brussels • Tokyo



IEEE Computer Society Press 10662 Los Vaqueros Circle P.O. Box 3014 Los Alamitos. CA. 90720-1264

Copyright © 1997 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

Copyright and Reprint Permissions:, Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to:, IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society Press, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Press Order Number PR07755 Library of Congress Number 96-79057 IEEE Order Plan Number 97TB100095 ISBN 0-8186-7755-4 (paper) ISBN 0-8186-7757-0 (fiche)

Additional copies may be ordered from:

IEEE Computer Society Press Customer Service Center 10662 Los Vaqueros Circle P.O. Box 3014 Los Alamitos, CA 90720-1264 Tel:, +1-714-821-8380

Fax:, +1-714-821-4641

Email:, cs.books@computer.org

IEEE Service Center 445 Hoes Lane P.O. Box 1331 Piscataway, NJ 08855-1331 Tel:, +1-908-981-1393 Fax:, +1-908-981-9667 IEEE Computer Society 13, Avenue de l'Aquilon B-1200 Brussels BELGIUM Tel:, +32-2-770-2198 Fax: +32-2-770-8505 IEEE Computer Society Ooshima Building 2-19-1 Minami-Aoyama Minato-ku, Tokyo 107 JAPAN


Tel:, +81-3-3408-3118 Fax: +81-3-3408-3553

Editorial production by Regina Spencer Sipple
Cover design by Alexander Torres
Printed in the United States of America by KNI, Inc.



The Institute of Electrical and Electronics Engineers, Inc.

General Chair's Message



Srimat T. Chakradhar

A recurring theme in the history of mankind is the relationship between chance happenings and vigilant minds. Many instances of coincidence have led alert observers to unexpected discoveries. Just such an event, the invention of the transistor, launched a new era that was to be marked by advances so extraordinary as putting a man on the moon. Very large scale integration (VLSI) is the assembly on a single chip of millions of transistors that work together flawlessly to realize miracles as varied as multimedia, mobile communications, organ transplants and decoding of the human genome. Undisputedly, VLSI is the core technology that has been at the foundation of all progress during the 20th century.

Welcome to the *International Conference on VLSI Design*! This is the *tenth* of a series of meetings on VLSI Design held annually in India. The conference offers a unique forum for researchers, designers, and businessmen from around the world to present and discuss all aspects of integrated circuit design. It also provides an excellent opportunity for the exchange of ideas through technical papers, posters, tutorials, panel discussions, and industrial exhibits. Starting with a handful of participants in the first meeting at Madras in 1985, the attendance peaked to over 700 last year in Bangalore. The meteoric rise in attendance does not surprise me. This is the only international conference on integrated circuit design and technology being held annually in India. The conference is sponsored by the VLSI Society of India and the Department of Electronics (Government of India) in cooperation with the ACM SIGDA, IEEE Circuits and Systems Society and IEEE Computer Society (DATC and VLSI-TC). The proceedings of VLSI Design '97 are published by the IEEE Computer Society Press.

Probably the single most significant transformation of the last decade has been the rapid merging of the computer and communications industry. This merger has been fueled by the need to communicate and manipulate digital information to serve as an intimate supplement to the human mind. The merger of the computer and communications industry will radically alter the way we think, work, and interact. Last year, the theme of the conference was "VLSI in Mobile Communication" to focus on communications. This year, we focus on computers by adopting the theme "VLSI in Multimedia Applications." Several distinguished speakers — including the keynote speaker — will critically review and deliberate the economics, state-of-the-art, key advances, and future challenges that will have to be overcome to harness multimedia technology for the benefit of all of mankind.

We strive every year to make the conference valuable, interesting, and exciting to participants with an increasingly diverse range of interests. The program co-chairs, Debashis Bhattacharya and Bhargab Bhattacharya, have compiled an outstanding technical program that provides a good balance between theory and practice. This year, embedded tutorials are included at the beginning of sessions to introduce, survey, and motivate new, emerging topics. As in the past, five tutorials covering major areas of VLSI design and technology are being offered. This year, we have a sixth tutorial that is of general interest. This tutorial has been added to cater to the current interests of the student community. Tutorial chair, Yervant Zorian, has selected

these tutorials to reflect the theme of this year's conference and the current leading edge technology drivers for the VLSI industry. The publications chair, Prab Varma, performed the critical task of putting the proceedings together. The exhibit chair, M. Naresh Kumar Reddy, has assembled leading design automation vendors who will display their latest technology. Thanks to our publicity chairs — N. Ranganathan, Bernard Courtois, and K. Muralidharan — the conference has become a highly visible premier international meeting. The conference runs a design contest to recognize and reward novel VLSI designs. This year, the design contest program is ably coordinated by Susanta Misra.

Since 1994, the conference steering committee has been awarding fellowships to students and professors at various Indian universities. A fellowship allows the recipient to register for the conference, attend tutorials, and supports boarding, lodging, and travel expenses. The primary goal of these fellowships is to facilitate participation of individuals interested in understanding and contributing to the VLSI industry. We received a record number of applications for fellowships. The fellowship program is administered under the able direction of fellowship chair, P.V. Subba Rao.

The conference is being held in Hyderabad for the first time this year. Hosting a gathering of this magnitude in a new city requires careful planning, meticulous organization, and above all, plenty of determination and courage. The organizing committee members, under the capable stewardship of Sandhya Kode, have played an invaluable role in hosting the conference in Hyderabad. The international nature of this conference committee makes it difficult to have program or organizing committee meetings. S. Kapoor's notable leadership, in the role of vice chair, has been invaluable in overseeing and maintaining excellent communication among the various committee members. The VLSI-net chair J.A. Chowdary has played a key role in introducing, for the first time, the VLSI-net that provides delegates with email accounts and full internet/web connectivity.

As always, the steering committee chair, Vishwani D. Agrawal, provided invaluable help, and guidance to all conference committee members. In 1985, along with H.N. Mahabala of IIT, Madras, Vishwani Agrawal founded this conference. His sterling leadership, clear vision, and unflinching support over the years has transformed a small gathering of VLSI professionals in 1985 into the premier international meeting you are attending today.

We thank all of the referees, authors, participants and members of various committees for helping us put together an exciting conference. On behalf of the steering and the conference committees, we heartily welcome you to Hyderabad! We are sure you will enjoy the conference as much as we did putting it together.

Srimat T. Chakradhar 1997 VLSI Design General Chair

Program Chairs' Message



Bhargab Bhattacharya



Debashis Bhattacharya

It is our pleasure to welcome all of you to VLSI Design '97, which is being held in Hyderabad for the first time. This is the tenth anniversary of the conference that was initiated as a tiny workshop in Madras with only 50 participants.

Advances in the technology of VLSI Design over the past two decades have significantly influenced almost every aspect of electronic design, computers and communication systems. The ubiquity of microchips can now be felt in all scientific, technological and social endeavors. Paralleling this growth in the importance of microchips, this conference has gained excellent momentum, visibility and stature in the international technical community, over the last ten years. As evidence of this visibility and stature, attendance at the VLSI Design '96 Conference in Bangalore rose to almost 750.

VLSI Design '97 will provide an excellent forum for students, researchers and other professionals to present and discuss various state-of-the-art of VLSI Design issues including synthesis, testing, EDA tools, mixed signal design and architecture with emphasis on multimedia applications. Compared to 137 papers submitted last year, we received 155 submissions this time — the second highest number in the history of this conference — from institutions located in every inhabited continent on the earth. Compared to last year, there was a significant increase in the number of submissions from Europe, while submissions from Asia, India, United States, and other parts of North and South America increased slightly. The quality of the submitted papers and their wide geographical distribution truly indicate the increasing popularity and importance of this conference around the globe.

The papers were reviewed by an international pool of 330 reviewers, which included a 69-member strong program committee (PC), consisting of top VLSI experts from all over the world. This year, all papers, whether submitted in India, or in the USA, were cross reviewed, i.e., papers submitted in USA had at least one Indian reviewer, and vice versa. Every paper was sent to at least seven reviewers including at least one PC member, and in most cases, two PC members. We made every effort to get reviews back, and the average number of reviews returned per paper, rose to 5.11 in India. However, the average number of reviews returned in USA fell to 3.21, putting the overall average at 4.06 reviews per paper. Also, almost all papers had at least one cross review.

In keeping with tradition, paper selection for the final program was done in two concurrent program committee meetings: one in India selecting papers from submissions made in India, and one in the USA selecting papers from submissions made in USA. Teleconferencing and fax were used to exchange opinions and decisions between the two committees in order to ensure uniformity of the paper selection process. To ensure objective evaluation, reviewers were asked to grade each paper numerically on a five-point scale with 30% weight on originality, 30% on the technical content, and 20% on presentation and relevance, respectively. The two committees looked into these grades along with other critical comments while examining each paper very carefully during the meetings. Based on the views of the referees and the PC members, the decision on selection of the papers was finalized unanimously from both ends. In the end, we were able to accept 75 papers in the regular and short

categories, and 18 more in the poster category. Unfortunately, due to conference size limitations, many good papers had to be rejected.

Seven of the selected papers were nominated for the Best Paper award. Two of these seven papers were also nominated for the Best Student Paper award. A blue-ribbon international panel reviewed the candidate papers, and ranked them against each other on a scale of 0 to 20. The panel members were chosen on the basis of their outstanding contributions to the areas of VLSI Design and CAD, with the requirement that none of them had submitted papers to VLSI Design '97.

The final program, in line with tradition, was formed by organizing the selected papers into appropriate groups, with one exception, viz., the "verification" session, which was pre-ordained. This year, for the first time, we introduced nine embedded tutorials in the technical program, on areas of current interest, apart from the six full-day regular tutorials. Some of these embedded tutorials were selected from proposals submitted to the tutorials chair, while others were selected through invitations sent to leaders in certain key areas of VLSI Design. The program also includes two invited plenary addresses, one keynote address, and a panel discussion by eminent experts in the industry.

Owing to the outstanding work of the tutorials chair, Yervant Zorian, we have an excellent program of six full-day tutorials. The tutorials are traditionally extremely popular with the attendees, and this year will be no exception.

On behalf of the VLSI Design '97 Program Committee, we thank all of the reviewers, the volunteers on the program committee, the awards committee, the conference steering committee, and the authors. In particular, we wish to thank Vishwani Agrawal, whose guidance and involvement continue to be invaluable resources behind the success of this conference. We wish to thank publication chair, Prab Varma of CrossCheck Technology, for his arduous task of managing all the camera-ready manuscripts, and Regina S. Sipple of the IEEE Computer Society Press for her assistance in printing the proceedings. Our special thanks go to T.R. Viswanathan and Bob Hewes of Texas Instruments, Dallas, for their support, and to M.L. Bushnell of Rutgers University and G.C. Basu of Calcutta Telephones for hosting program committee meetings with teleconferencing between the two committees. We are highly indebted to the general chair, Srimat T. Chakradhar, and the organizing chair, Sandhya Kode, for providing the infrastructure and financial support necessary for running the conference.

In addition, we wish to express our sincere thanks to the following individuals for their untiring efforts towards making this conference a success: administrative assistants Betty Pea and Mary Lu Rhoads of the DSP R&D Center, Texas Instruments, Dallas, and Barbara Daniels of CAIP Research Center, Rutgers University, all of whom provided invaluable help in the creation and maintenance of the various databases. We'd also like to recognize A. Basu of IIT Kharagpur; S. Sur-Kolay, D.K. Das and K. Mukhopadhyaya of Jadavpur University; B.P. Sinha and S.C. Nandy of ISI Calcutta, who all did an exceptional job of managing the program committee secretariat around the clock as well as allocating peer reviewers. Grateful acknowledgment is also due to of S. Chakraborty, S. Das, S. Mukherjee, and S. Majumder for their help with the many facets of the program committee. We extend special thanks to S.T. Chakradhar for his assistance in the selection of reviewers for all of the submitted papers and to N. Ranganathan for his generous help in the awards process. Finally, we would like to express our gratitude for the invaluable support provided by Texas Instruments Inc., Dallas; the Indian Statistical Institute, Calcutta; the Indian Institute of Technology, Kharagpur; Rutgers University, NEC USA; Princeton University; and Lucent Technologies.

We believe that you will have a stimulating and ultimately fruitful experience while attending the tenth VLSI Design Conference. Additionally, we hope that you will enjoy the beauty and vast cultural diversity of India, as reflected in the historic city of Hyderabad and its surrounding areas.

We look forward to your continued participation in the International Conference on VLSI Design, and welcome your comments and suggestions for further improvements in this conference in the years to come.

Welcome to VLSI Design '97!

Debashis Bhattacharya Bhargab B. Bhattacharya 1997 VLSI Design Program Chairs

Welcome to the City of Hyderabad

On behalf of the VLSI Design '97 Organizing Committee, I welcome you to the *Tenth International Conference on VLSI Design*, January 4-7, 1997. For some of you this may be your first time in Hyderabad, a 400 year-old modern city with more than 100% growth in the software industry in each of the last four years.

Hyderabad is a "city of learning" with eight Universities and 28 national-level Research and Training Institutions. Premier centers of excellence located in Hyderabad include Defence Research and Development Laboratories, Defence Electronics and Research Laboratories, and the Center for Cellular and Molecular Biology. Andhra Pradesh Industrial Infrastructural Corporation (APIIC) is developing a world class INFOCITY with state-of-the-art infrastructure facilities spread over 170 acres. Software Technology Park (STP) at Hyderabad, provides a single window government cell in addition to infrastructural facilities including high speed communication links to easily set up software development centers.

With all this support, Hyderabad is destined to become a high-tech city of global standard before the turn of the century.

Enjoy yourself shopping (Hyderabadi's famous pearls and fancy bangles) and sight-seeing (world-famous Salar-Jung Museum, Charminar, and Golkonda Fort) in the city tours being organized. Lose yourself in the Cultural Program evening steeped in the traditions of South India that we have put together for you.

VLSI Design '97 offers a four-day program. Six tutorials on topics of current interest are offered on the first two days. The next two days are devoted to the technical program that includes paper presentations, posters, a panel, industrial exhibits and exhibitor presentations. This year, we bring the VLSInet for the first time. Thanks to J.A. Chowdary of STP Hyderabad, you will have e-mail and internet connectivity during the conference. We also have a full-fledged Internet web site reporting the latest information on the conference and Hyderabad.


The conference committee has worked with a single minded objective of giving you real value for your time, doing all that is required to put together a conference of this magnitude. I thank all the volunteers who gave of their valuable time. We look forward to getting our reward in your enjoyment of the conference.

Welcome to Hyderabad, home of the Tenth International Conference on VLSI Design. We hope you enjoy the sights and sounds of Hyderabad along with the sights and sounds of the "VLSI in Multimedia Applications" Conference.



Sandhya V. Kode 1997 VLSI Design Organizing Committee Chair

1996 Awards



The following two winning papers shared the cash award of Rs. 12000 (about US\$400):

- Low Power Realization of FIR Filters using Multirate Architectures
 M. Mehendale, Texas Instruments, Bangalore, India,

 S.D. Sherlekar and G. Venkatesh, Silicon Automation Systems, Bangalore, India
 - 2. A Synchronous Test Generation Model for Asynchronous Circuits
 S. Banerjee, Lucent Technologies, Princeton, NJ,
 S.T. Chakradharand R.K. Roy, NEC USA, Princeton, NJ.

Honorable Mention Award

Test Generation for Mixed-Signal Devices Using Signal Flow Graphs
R. Ramadoss and M.L. Bushnell,
Rutgers University, Piscataway, NJ.

Best Student Paper Award

Cubical CAMP for Minimization of Boolean Functions
N.N. Biswas, C. Srikanth and J. Jacob,
Indian Institute of Science, Bangalore, India

Design Contest Award

A Low Cost PC Based Hardware Emulator For Speeding up Logic Simulation
A. Gupta

Conference Committee



Steering Committee Chair

Vishwani D. Agrawal Bell Labs, Lucent Tech. 700 Mountain Ave. Murray Hill, NJ 07974 908-582-4349 va@research.bell-labs.com



General Chair

Srimat T. Chakradhar C&C Research Labs, NEC 4 Independence Way Princeton, NJ 08540 609-951-2962 chak@research.nj.nec.com



Vice Chair

S. Kapoor CMC Limited Gachibowli Hyderabad 500019 India 91-40-259401 kapoor@cmcltd.com



Organizing Committee Chair

Sandhya V. Kode Duet Technologies Private Ltd. 405, Huda, Maitrivanam Hyderabad 500 038 India 91-40-291804 skode@duettech.com



Program Chair

Bhargab Bhattacharya Electronics Unit, ISI 203 B.T. Road Calcutta 700035 India 91-33-5568085 ext. 3006 bhargab@isical.ernet.in



Program Chair

Debashis Bhattacharya Integrated Systems Lab. Texas Instruments Inc. Dallas, TX 75243 214-995-6716 bhattach@hc.ti.com



Publicity Chair

N. Ranganathan Centre for Microelect. Res. Dept. of Computer Science U. of So. FL, Tampa FL 33620 813-974-4760 ranganat@babbage.csee.usf.edu



Publicity Chair

Bernard Courtois Laboratoire TIMA/INPG 46 Avenue Felix Viallet 38031 Grenoble Cedex France 33-76574615 bernard.courtois@imag.fr



Publicity Chair

K. Muralidharan Duet Technologies Private Ltd. SDF #B2 NEPZ NOIDA - 201305, India 91-11-8567001 murali@duettech.com



Tutorial Chair

Yervant Zorian LogicVision 101 Metro Drive 3rd Floor San Jose, CA 95110 408-453-0146 zorian@lvision.com



Finance Chair

S. Sekhar CMC Limited Gachibowli Hyderabad 500019 India 91-40-259509 sekhar@cmch.ernet.in




VLSI-NET Chair

J.A. Chowdary Software Technology Park 408, Huda, Maitrivanam Hyderabad 500038, India 91-40-290817 jac@stph.net



Exhibits Chair

M. Naresh Kumar Reddy CMC Limited Gachibowli Hyderabad 500019 India 91-40-259401 naresh@cmch.ernet.in




Publication Chair

Prab Varma CrossCheck Technology 2833 Junction Ave. #100 San Jose, CA 95134 408-435-9100 prab@crosscheck.com



Fellowship Chair

P.V. Subba Rao CMC Limited Gachibowli Hyderabad 500019 India 91-40-259401 pvs@cmch.ernet.in



Design Contest Chair

Susanta Misra Motorola India Electronics 33 A Ulsoor Road Bangalore India 91-80-5598615 susanta@miel.mot.com



ACM Liaison

Sharad Seth Univ. of Nebraska seth@cse.unl.edu



IEEE Liaison

Y.K. Malaiya Colorado State U. malaiya@cs.colostate.edu



VSI Liaison

A. Prabhakar Datanet Corp. Bangalore, India 91-80-5538010

Program Committee

```
J.A. Abraham, University of Texas, Austin, TX, USA
               T. Acharva, Intel Corporation, Chandler, AZ, USA
                 P. Agrawal, AT&T Labs. Whippany, NJ. USA
                V.D. Agrawal, Bell Labs, Murray Hill, NJ, USA
               A.P. Ambler, University of Texas, Austin, TX, USA
            P. Baneriee, Northwestern University, Evanston, IL, USA
         D.K. Banerii, University of Guelph, Guelph, Ontario, CANADA
           A. Basu, Indian Institute of Technology, Kharagpur, INDIA
         B.B. Bhattacharya, Indian Statistical Institute, Calcutta, INDIA
             D. Bhattacharya, Texas Instruments, Dallas, TX, USA
             S. Bhawmik, Lucent Technologies, Princeton, NJ, USA
          D.W. Bouldin, University of Tennessee, Knoxville, TN, USA
          R.W. Brodersen, University of California, Berkeley, CA, USA
            M.L. Bushnell, Rutgers University, Piscataway, NJ, USA
                 K. Butler, Texas Instruments, Dallas, TX, USA
           T.J. Chakraborty, Lucent Technologies, Princeton, NJ, USA
                S.T. Chakradhar, NEC USA, Princeton, NJ, USA
              S. Chakravarty, SUNY at Buffalo, Buffalo, NY, USA
        A. Chatterjee, Georgia Institute of Technology, Atlanta, GA, USA
       P.P. Chaudhuri, Indian Institute of Technology, Kharagpur, INDIA
        J.-D. Cho, Sung Kyun Kwan University, Suwon, SOUTH KOREA
                 B. Courtois, TIMA, Grenoble Cedex, FRANCE
               D.K. Das, Jadavpur University, Calcutta, INDIA
   S. Devadas, Massachussetts Institute of Technology, Cambridge, MA, USA
          K. Forward, University of Melbourne, Victoria, AUSTRALIA
     H. Fujiwara, Nara Institute of Science and Technology, Nara, JAPAN
            A. Guyot, TIMA Laboratory, Grenoble Cedex, FRANCE
            J. Jacob, Indian Institute of Science, Bangalore, INDIA
            A. Jain, Indian Institute of Technology, Kanpur, INDIA
                      R. Jain, Westlake Village, CA, USA
              N.K. Jha, Princeton University, Princeton, NJ, USA
 B. Kaminska, Ecole Polytechnique de Montreal, Montreal, Quebec, CANADA
                K. Kinoshita, Osaka University, Osaka, JAPAN
             M. Kovac, University of Zagreb, Zagreb, CROATIA
         S. Kumar, Indian Institute of Technology, New Delhi, INDIA
    P.K. Lala, North Carolina A&T State University, Greensboro, NC, USA
           P. Maurer, University of South Florida, Tampa, FL. USA
     M. Mehendale, Texas Instruments (India) Pvt. Ltd., Bangalore, INDIA
         P.R. Menon, University of Masschussetts, Amherst, MA, USA
S.M. Menon, South Dakota School of Mines & Technology, Rapid City, SD, USA
                   Y. Min, Academia Sinica, Beijing, PRC
           R. Mittal, Indian Institute of Technology, Madras, INDIA
    C.R. Mohan, Cadence Design Systems (India) Pvt. Ltd., Noida, INDIA
           S.C. Nandy, Indian Statistical Institute, Calcutta, INDIA
              S. Seth, University of Nebraska, Lincoln, NE, USA
           R.R. Pai, Silicon Automation Systems, Bangalore, INDIA
  C.A. Papachristou, Case Western Reserve University, Cleveland, OH, USA
```

C.A. Papachristou, Case Western Reserve University, Cleveland, OH. USA M. Papaefthymiou, University of Michigan, Ann Arbor, MI. USA J.H. Patel, University of Illinois. Urbana, IL. USA L.M. Patnaik, Indian Institute of Science, Bangalore, INDIA L.T. Pileggi, Carnegie Mellon University, Pittsburgh, PA. USA V.K. Prasanna, University of Southern California, Los Angeles, CA, USA S. Raman, Motorola, Austin, TX, USA N. Ranganathan, University of South Florida, Tampa, FL, USA S.S.S.P. Rao, Indian Institute of Technology, Bombay, INDIA S.M. Reddy, University of Iowa, Iowa City, IA, USA K. Roy. Purdue University. West Lafavette, IN. USA R.K. Rov. NEC USA. Princeton. NJ. USA S. Sahni, University of Florida, Gainesville, FL, USA A. Saldanha, Cadence Berkelev Laboratories, Berkelev, CA, USA S.S. Sapatnekar, Iowa State University, Ames. IA, USA N.A. Sherwani, Intel Corporation, Hillsboro, OR, USA A.D. Singh, Auburn University, Auburn, AL, USA M. Soma, University of Washington, Seattle, WA, USA S. Sur-Kolay, Jadavpur University, Calcutta, INDIA T.G. Szymanski, Lucent Technologies, Murray Hill, NJ, USA P. Varma, CrossCheck Technology, San Jose, CA, USA H.-J. Wunderlich, University of Stuttgart, Stuttgart, GERMANY Y. Zorian, Logic Vision, San Jose, CA, USA

VLSI Design Steering Committee

Vishwani D. Agrawal Bell Labs, Lucent Technologies, USA, va@research.bell-labs.com

Srimat T. Chakradhar NEC. USA. chak@research.ni.nec.com

Asoke K. Laha Walker Interactive Systems, India, alaha@giasdl01.vsnl.net.in
Yashwant K. Malaiya Colorado State University, USA, malaiya@cs.colostate.edu

Biswadip Mitra Texas Instruments, USA, beam@msg.ti.com

P. Pal Chaudhuri Indian Institute of Technology - Kharagpur, India, ppc@cse.iitkgp.ernet.in

Lalit. M. Patnaik Indian Institute of Science, India, lalit@vigyan.iisc.ernet.in

Uday P. Phadke Department of Electronics, India, phadke@xm.doe.ernet.in

A. Prabhakar Datanet Corp., Bangalore, India

N. Ranganathan University of South Florida, USA, ranganat@babbage.csee.usf.edu

1996 Fellowship Recipients

The Steering Committee awarded fellowship grants to 240 participants of the Ninth International Conference on VLSI Design, Bangalore, India, January 3-6, 1996.

Name	Affiliation	Location	Sponsor
Mohammed Fadle Abdulla	Indian Inst. of Tech.	New Delhi	VLSI Soc. of India
Vijay Pratap Adusumilli	Birla Inst. of Tech. and Science	Pilani	VLSI Design '96
Avinash Agarwal	Indian Inst. of Tech.	New Delhi	DOE-Govt. of India
Gaurav Aggarwai	Indian Inst. of Tech.	New Delhi	Texas Instr.–India
Kamal Aggarwal	Indian Inst. of Tech.	New Delhi	NEC-USA
Nitin Agrawal	Wipro Infotech Ltd.	Bangalore	VLSI Soc. of India
Sanjib Akuli	Bengal Engineering College	Howrah	VLSI Design '96
Amshumanth Arak Ali	NIE	Mysore	Wipro Infotech-India
Ganesh K. Andurkar	Government College of Eng.	Aurangabad	Texas InstrIndia
S. Arvind	Indian Inst. of Tech.	Kanpur	VLSI Design '96
B. Ravindra Babu	Indian Inst. of Tech	Kanpur	VLSI Design '96
Satish Babu	S.J. College of Eng.	Mysore	VLSI Design '96
Tusar Kanti Bag	Bengal Engineering College	Howrah	VLSI Design '96
Arun Balakrishnan	Rutgers Univ New Brunswick	USA	DOE-Govt. of India
Prashant Banchhor	Indian Inst. of Tech.	Kanpur	VLSI Design '96
Tushar Bandhopadhyay	Bengal Engineering College	Howrah	VLSI Design '96
Hrudananda Baral	Jadavpur Univ.	Calcutta	Texas InstrIndia
Anupam Basu	Indian Inst. of Tech.	Kharagpur	Texas InstrIndia
Sudip Basu	Bengal Engineering College	Howrah	VLSI Design '96
Swapan Kumar Basu	Banaras Hindu Univ.	Varanasi	VLSI Design '96
Tapati Basu	Indian Inst. of Tech.	Kharagpur	VLSI Design '96
Chitrasena Bhat	S.J. College of Engineering	Mysore	Texas InstrIndia
Subarna Bhattacharjee	Indian Inst. of Tech.	Kharagpur	VLSI Design '96
Subrata Bhattacharya	Bengal Engineering College	Howrah	VLSI Design '96
Uttam Kumar Bhattacharya	Jadavpur Univeristy	Calcutta	VLSI Design '96
Biswadeep Biswas	Indian Statistical Inst.	Calcutta	Texas InstrIndia
N.N. Biswas	Indian Inst. of Science	Bangalore	VLSI Soc. of India

Swagata Biswas Swarup Bhunia Parbati Bose Saniay Bose Parbati Rose Sindhu R. Chaitrananda Dhruva Ranjan Chakrabarti Shvamali Chakrabarty Pinaki Chakraborty Pranab Chakraborty Susanta Chakraborty Mahesh Chand Pinaki Shankar Chanda K. Chandra Sekharaiah Sridhara N. Charvulu Molov Kumar Chatteriee Anil K. Chaudhary Bhalchandra N. Chaudhuri Bikas Chaudhuri Jeet Chaudhuri Rajarshi Chaudhuri Pramit A. Chavda Niranian N. Chiplunkar Ravi V. Chitloor Ju Dong Cho Shiva Kumar Dalal **Abhiiit Das** Abhiiit Das Abira Hazra Das Debesh Kumar Das Kamalendu Das Kaustubh Das Malay Kumar Das Nitai Sundar Das Rajish Das Samik Das Sandip Das Satyaki Das Sumana Das T. Datta Nilanjan Deb Sri Sakti DebBarma Sudhir K. Desai Manoj Dev Veeresh Dua Bilas Dutta Kaushik Dutta Paramartha Dutta K. Narasimhan Dwarakanath Shibashis Ganguly Srinivas Raghu Gatta Jayanth George Arijit Ghosh Soumen Ghosh Vincent Gomes K.N. Gopinath Ashish Gupta

Indian Inst. of Tech. Indian Inst. of Tech. Bengal Engineering College Indian Statistical Inst. Bengal Engineering College Regional Engineering College Indian Inst. of Tech. Bengal Engineering College Bengal Engineering College Indian Statistical Inst Univ. of Kalvani Military College of EME Bengal Engineering College Jawaharlal Nehru Technol, Univ Jawaharlal Nehru Technol, Univ. Electronics R&D Centre of India Indian Inst. of Science Govt. Engineering College Jadavnur Univ Indian Statistical Inst. Indian Statistical Inst. Indian Inst. of Science Manipal Inst. of Tech. J.C. College Sung Kyun Kwan Univ. Jadavpur Univ. Bengal Engineering College Indian Inst. of Tech. North Bengal University Jadavpur Univ. Jadavpur University Indian Inst. of Tech. Bengal Engineering College Bengal Engineering College University of Calcutta Bengal Engineering College North Bengal University Indian Inst. of Tech Bengal Engineering College Delhi Inst. of Tech Bengal Engineering College Tripura University Indian Inst. of Tech Jadavour Univ. Regional College of Eng. Jadavpur Univ. Indian Statistical Inst. Indian Statistical Inst. Birla Inst. of Tech. and Science Bengal Engineering College Jawaharlal Nehru Technol. Univ. Regional Engineering College Bengal Engineering College Indian Statistical Inst. Indian Inst. of Science S.J. College of Engineering Indian Inst. of Tech.

Kharaepur Kharagour Howrah Calcutta Howrah Waraneal Kanpur Howrah Howrah Calcutta Calcutta Secunderabad Howrah Hyderabad Hvderabad Calcutta Bangalore Auraneabad Calcutta Calcutta Calcutta Bangalore Manipal Mysore Korea Calcutta Howrah Kharagpur Darieeling Calcutta Calcutta New Delhi Howrah Howrah Calcutta Howrah Darieeling Kharagpur Howrah New Delhi Howrah Agartala Kanpur Calcutta Jalandhar Calcutta Calcutta Calcutta Pilani Howrah Hyderabad Calicut Howrah Calcutta Bangalore Mysore New Delhi

VISI Design '96 VLSI Design '96 VLSI Soc. of India VLSI Design '96 VLSI Soc. of India Texas Instr.-India Texas Instr.-India VLSI Soc. of India VLSI Design '96 VLSI Design '96 VLSI Design '96 VLSI Soc. of India VLSI Design '96 Bell Labs-USA VLSI Design '96 VLSI Soc. of India Wipro Infotech-India Motorola-India Motorola-India Bell Labs-USA VLSI Design '96 VLSI Design '96 VLSI Soc. of India VLSI Design '96 Bell Labs-USA Texas Instr.-India Thomas Cook-India Thomas Cook-India TISL-India Texas Instr.-India NEC-USA VLSI Soc. of India VLSI Soc. of India VLSI Soc. of India VLSI Design '96 VLSI Design '96 VLSI Design '96 VLSI Design '96 VLSI Soc. of India VLSI Soc. of India VLSI Soc. of India VLSI Design '96 VLSI Design '96 VLSI Soc. of India VLSI Design '96 Motorola-India NEC-USA VLSI Design '96 NEC-USA VLSI Design '96 VLSI Design '96 Texas Instr.-India DOE-Govt. of India VLSI Design '96 VLSI Design '96 Texas Instr.-India DOE-Govt. of India

Sumit Gupta K.S. Gurumurthy Shankar Haribaran M.M. Hasan Suchismita Hazra B. Irudayarai James Jacob Ajay Jain Praveen Kumar Jaini Nilov Kumar Jana T. Jebaraian Vasanth M.L. Jonnalagadda P. I. Joseph Amit Kakkar Bichitra Kalita N. Kammukutty A. Kandasamy R. Karthik Suman Khanna Sunil P. Khatri Arun Khosia K. Lal Kishore Vamsi Krishna R. Krishnakumar S.Y. Kulkarni **Anil Kumar** JSC Arun Kumar Jeetendra Kumar M. Rajith Kumar R. Mohan Kumar S. Rakesh Kumar Sunil Kumar S. Senthil Kumaran Bhaktipada Kundu M.R. Lakshmish M. Madhusudan Anirban Mahanti Sukanta Mahanti Abhishek Maheshwari Rajib Maitra Subhamov Maitra Ananta Kumar Majhi Amit Majumdar Arindam Majumdar Arundhati Majumdar Subhashish Majumder Ashis Kumar Mai **Dalvinder Singh Malhotra** Mamta **Bhairab Mandal** Pradip Mandal Sudhanshu V. Mangrulkar Manjula **Pramod Mehta** Tejinderpal Singh Miglani Subhasish Mitra Rajesh Motamarri Univ. of South Florida - Tampa

Rangalore Univ Univ. of South Florida - Tampa Indian Inst. of Tech. Bengal Engineering College Jadavnur Üniv. Indian Inst. of Science Indian Inst. of Tech. Jawaharlal Nehru Technol, Univ. Jadavpur Univ. Jadavpur Univ. Motilal Nehru Reg. Eng. College Indian Inst. of Science Birla Inst. of Tech. and Science Jorhat Engineering College Regional Engineering College Jadavpur Univ. Birla Inst. of Tech. and Science Bengal Engineering College Univ. of California Regional College of Eng. Jawaharlal Nehru Technol. Univ. Univ. of South Florida - Tampa Jadavpur Univ. B.V.B. College of Eng. & Tech. Jadavnur Univ. Birla Inst. of Tech. and Science Birla Inst. of Tech. and Science Birla Inst. of Tech. and Science Jawaharlal Nehru Technol, Univ. Jadavpur Univ. Coimbatore Inst. of Tech. Indian Statistical Inst. S.J. College of Engineering S.J. College of Engineering Birla Inst. of Tech. and Science Jadavpur Univ. Indian Inst. of Tech. Bengal Engineering College Indian Statistical Inst. Indian Inst. of Science Tata Consultancy Services Indian Inst. of Tech. Jadavpur Univ. Indian Statistical Inst. NE Regional Inst. of Sc. & Tech. Univ. of Roorkee Regional Engineering College Jadavpur Univ. Indian Inst. of Science Birla Inst. of Tech. and Science Regional Engineering College Indian Inst. of Tech. Indian Inst. of Tech.

Bangalore VLSI Design'96 Banealore Texas Instr.-India VLSI Design '96 USA Kannur VLSI Design '96 Howrah VLSI Soc. of India DOE-Govt. of India Calcutta Bangalore Texas Instr -India Kanpur Texas Instr -India Hyderabad Texas Instr.-India VLSI Soc. of India Calcutta Calcutta VLSI Design '96 Allahabad VLSI Design '96 Bangalore VLSI Design '96 Pilani Wipro Infotech-India Jorhat Motorola-India NEC-USA Calicut Calcutta Synopsys-India Pilani ŇEĊ-ÚSA Howrah VLSI Soc. of India Berkelev VLSI Design '96 Jalandhar DOE-Govt. of India Hyderabad VLSI Design '96 USA VLSI Design '96 Calcutta VLSI Design '96 Hubli VLSI Design '96 Mysore DOE-Govt. of India Calcutta DOE-Govt. of India Pilani Bell Labs-USA Pilani VLSI Design '96 Pilani VLSI Design '96 Hyderabad VLSI Design '96 Calcutta VLSI Design '96 Coimbatore VLSI Design '96 Calcutta DOE-Govt. of India Mysore VLSI Soc. of India Mysore VLSI Soc. of India Pilani DOE-Govt. of India Calcutta VLSI Design '96 New Delhi Thomas Cook-India Howrah VLSI Design '96 Calcutta VLSI Design '96 Bangalore Wipro-Infotech-India New Delhi Wipro-Infotech-India Kharagpur DOE-Govt. of India Calcutta DOE-Govt. of India Calcutta VLSI Design '96 Nirjuli DOE-Govt. of India Roorkee Texas Instr.-India Jalandhar VLSI Soc. of India Calcutta DOE-Govt. of India Bangalore VLSI Design '96 Pilani VLSI Design '96 Mysore VLSI Soc. of India Jalandhar VLSI Design '96 New Delhi VLSI Design '96 Kharagpur VLSI Design '96 **USA** VLSI Design '96

Calcutta VISI Design '96 Indovnur Univ Rajanikanta Mudi Birla Inst. of Tech. Ranchi Texas Instr.-India Indraiit Mukheriee Bombay VLSI Design '96 K.V.V. Murthy Indian Inst. of Tech. Hyderabad VLSI Design '96 Jawaharlal Nehru Technol, Univ. P.V.R.L.N. Murthy Mindware - PCL Export Unit Bangalore VLSI Design '96 S. Muthusamy Varanasi VLSI Design '96 Srinath R. Naidu Banaras Hindu Univ. DOE-Govt. of India Askok S. Nale B.N. College of Engineering Nagpur P.S.G. College of Tech. LU, Nambi Coimbatore Texas Instr.-India Kartik Nanda Indian Inst. of Tech. Kanpur NEC-USA S. Nandakishore Regional Engineering College Calicut VLSI Soc. of India N. Narasimhan Birla Inst. of Tech. and Science Pilani VLSI Soc. of India Naren Narasimhan University of Cincinnati VLSI Soc. of India Cincinnati M. Lakshmi Naravana JNTU College of Engineering Hyderabad VLSI Soc. of India Prakash Narayanan Indian Statistical Inst. Calcutta VLSI Design '96 A.R. Naseer K.R.E.C. Surathkal Thomas Cook-India U.C. Niranian Manipal Inst. of Tech. Manipal Texas Instr -India V.K.S. Pakala Front-line Computers Guntur VISI Design '96 Rajat Kumar Pal Univ. of Calcutta Calcutta VLSI Design '96 Vinavaka D. Pandit S.J. College of Engineering Mysore VLSI Design '96 Vishnu A. Patankar Birla Inst. of Tech. and Science Pilani VLSI Design '96 Aditya Prakash Pathak Bengal Engineering College Howrah TISL-India Srikanta Patnaik Jadavpur Univ. Calcutta VLSI Design '96 Probhas Chandra Patra Bengal Engineering College Howrah VLSI Design '96 Ashwini Ramesh Patwardhan Govt. Engineering College Aurangabad DOE-Govt. of India Sirsii Peshin Max India Ltd. Faridabad VLSI Design '96 Bh. R.M. Phaneendra Jawaharlal Nehru Technol. Univ. Hyderabad DOE-Govt. of India **Rulusu Ravi Prasad** Jawaharlal Nehru Technol, Univ. Hyderabad Texas Instr.-India Pritam Bhusan Prasad Jadavpur Univ. Calcutta VLSI Design '96 K. Radha Krishna Jawaharlal Nehru Technol, Univ. Hyderabad Bell Labs-USA Anand Raghunathan Princeton Univ. Wipro Infotech-India Princeton Hariom Rai Indian Inst. Tech. Rombay Texas Instr.-India R.V. Rai Indian Inst. of Science Bangalore VLSI Design '96 R. Rajiv Regional Engineering College Calicut VLSI Design '96 B. Ramachandra S.J. College of Engineering Mysore DOE-Govt. of India N.S. Ramakrishna Birla Inst. of Tech. and Science Pilani VLSI Soc. of India O.B.V. Ramanaiah Jawaharlal Nehru Technol, Univ. Hvderabad VLSI Soc. of India S. Ramanathan Indian Inst. of Science Bangalore VLSI Design '96 P. Srinivasa Rao Indian Inst. of Science Bangalore VLSI Soc. of India T. Chiranjeevi Rao Jawaharlal Nehru Technol, Univ. Hvderabad VLSI Design '96 V.L. Narasimha Rao Jawaharlal Nehru Technol. Univ. Hyderabad VLSI Design '96 Jawaharlal Nehru Technol. Univ. V. Sree Hari Rao Hyderabad VLSI Design '96 Ashlev Rasquinha Univ. of South Florida - Tampa ÚSA DOE-Govt. of India N.S. Ravi S.J. College of Engineering Mysore VLSI Design '96 T. Ravi Jadavpur Univ. Calcutta VLSI Design '96 K. Rayindranath Osmania Univ. Hyderabad Bell Labs-USA K. Ravishankar Indian Inst. of Tech. Madras Bell Labs-USA Baidvanath Rav Bengal Engineering College Howrah DOE-Govt. of India L. Bharat Ram Reddy S.J. College of Engineering Mysore VLSI Soc. of India M. Naresh Kumar Reddy CMC Hyderabad VLSI Soc. of India Arobinda Rov Bengal Engineering College Howrah DOE-Govt. of India Arunabha Roy Indian Inst. of Tech. DOE-Govt. of India Kharagpur Shibendra Kumar Rov HEC Ltd. Ranchi VLSI Design '96 Subir K. Rov Indian Inst. of Tech. Kanpur VLSI Design '96 Debashis Saha Indian Inst. of Tech. Kharagpur Texas Instr.-India Debashis Samanta NE Regional Inst. of Sc. & Tech. Nirjuli Texas Instr.-India R. Kausik Sankar Indian Inst. of Science Bangalore VLSI Design '96 Debashis Sarkar Indian Inst. of Management Calcutta Texas Instr.-India