

VLSI DESIGN '97

VLSI IN MULTIMEDIA APPLICATIONS

**PROCEEDINGS OF
THE 10th INTERNATIONAL CONFERENCE ON VLSI DESIGN**

Hyderabad, India
January 4-7, 1997

Sponsored by



VLSI SOCIETY OF INDIA (VSI)
DOE, GOVERNMENT OF INDIA

In cooperation with



ASSOCIATION FOR COMPUTING MACHINERY
SPECIAL INTEREST GROUP ON DESIGN AUTOMATION




IEEE CIRCUITS AND SYSTEMS SOCIETY



IEEE COMPUTER SOCIETY
DATC, VLSI-TC



IEEE



Proceedings

Tenth International Conference on VLSI Design

January 4 – 7, 1997

Hyderabad, India

Sponsored by

**VLSI Society of India
Department of Electronics, Government of India**

In cooperation with

IEEE

**IEEE Computer Society Technical Committee on
Design Automation**

IEEE Computer Society Technical Committee on VLSI

IEEE Circuits and Systems Society

Association for Computing Machinery SIGDA



**IEEE Computer Society Press
Los Alamitos, California**

Washington • Brussels • Tokyo



IEEE Computer Society Press
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA, 90720-1264

Copyright © 1997 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society Press, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Press Order Number PR07755
Library of Congress Number 96-79057
IEEE Order Plan Number 97TB100095
ISBN 0-8186-7755-4 (paper)
ISBN 0-8186-7757-0 (fiche)

Additional copies may be ordered from:

IEEE Computer Society Press
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1264
Tel.: +1-714-821-8380
Fax.: +1-714-821-4641
Email: cs.books@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel.: +1-908-981-1393
Fax.: +1-908-981-9667

IEEE Computer Society
13, Avenue de l'Aquilon
B-1200 Brussels
BELGIUM
Tel.: +32-2-770-2198
Fax: +32-2-770-8505


IEEE Computer Society
Ooshima Building
2-19-1 Minami-Aoyama
Minato-ku, Tokyo 107
JAPAN
Tel.: +81-3-3408-3118
Fax: +81-3-3408-3553

Editorial production by Regina Spencer Sipple
Cover design by Alexander Torres
Printed in the United States of America by KNI, Inc.



The Institute of Electrical and Electronics Engineers, Inc.

General Chair's Message



Srimat T. Chakradhar

A recurring theme in the history of mankind is the relationship between chance happenings and vigilant minds. Many instances of coincidence have led alert observers to unexpected discoveries. Just such an event, the invention of the transistor, launched a new era that was to be marked by advances so extraordinary as putting a man on the moon. Very large scale integration (VLSI) is the assembly on a single chip of millions of transistors that work together flawlessly to realize miracles as varied as multimedia, mobile communications, organ transplants and decoding of the human genome. Undisputedly, VLSI is the core technology that has been at the foundation of all progress during the 20th century.

Welcome to the *International Conference on VLSI Design*! This is the *tenth* of a series of meetings on VLSI Design held annually in India. The conference offers a unique forum for researchers, designers, and businessmen from around the world to present and discuss all aspects of integrated circuit design. It also provides an excellent opportunity for the exchange of ideas through technical papers, posters, tutorials, panel discussions, and industrial exhibits. Starting with a handful of participants in the first meeting at Madras in 1985, the attendance peaked to over 700 last year in Bangalore. The meteoric rise in attendance does not surprise me. This is the only international conference on integrated circuit design and technology being held annually in India. The conference is sponsored by the VLSI Society of India and the Department of Electronics (Government of India) in cooperation with the ACM SIGDA, IEEE Circuits and Systems Society and IEEE Computer Society (DATC and VLSI-TC). The proceedings of VLSI Design '97 are published by the IEEE Computer Society Press.

Probably the single most significant transformation of the last decade has been the rapid merging of the computer and communications industry. This merger has been fueled by the need to communicate and manipulate digital information to serve as an intimate supplement to the human mind. The merger of the computer and communications industry will radically alter the way we think, work, and interact. Last year, the theme of the conference was "VLSI in Mobile Communication" to focus on communications. This year, we focus on computers by adopting the theme "VLSI in Multimedia Applications." Several distinguished speakers — including the keynote speaker — will critically review and deliberate the economics, state-of-the-art, key advances, and future challenges that will have to be overcome to harness multimedia technology for the benefit of all of mankind.

We strive every year to make the conference valuable, interesting, and exciting to participants with an increasingly diverse range of interests. The program co-chairs, Debashis Bhattacharya and Bhargab Bhattacharya, have compiled an outstanding technical program that provides a good balance between theory and practice. This year, embedded tutorials are included at the beginning of sessions to introduce, survey, and motivate new, emerging topics. As in the past, five tutorials covering major areas of VLSI design and technology are being offered. This year, we have a sixth tutorial that is of general interest. This tutorial has been added to cater to the current interests of the student community. Tutorial chair, Yervant Zorian, has selected

these tutorials to reflect the theme of this year's conference and the current leading edge technology drivers for the VLSI industry. The publications chair, Prab Varma, performed the critical task of putting the proceedings together. The exhibit chair, M. Naresh Kumar Reddy, has assembled leading design automation vendors who will display their latest technology. Thanks to our publicity chairs — N. Ranganathan, Bernard Courtois, and K. Muralidharan — the conference has become a highly visible premier international meeting. The conference runs a design contest to recognize and reward novel VLSI designs. This year, the design contest program is ably co-ordinated by Susanta Misra.

Since 1994, the conference steering committee has been awarding fellowships to students and professors at various Indian universities. A fellowship allows the recipient to register for the conference, attend tutorials, and supports boarding, lodging, and travel expenses. The primary goal of these fellowships is to facilitate participation of individuals interested in understanding and contributing to the VLSI industry. We received a record number of applications for fellowships. The fellowship program is administered under the able direction of fellowship chair, P.V. Subba Rao.


The conference is being held in Hyderabad for the first time this year. Hosting a gathering of this magnitude in a new city requires careful planning, meticulous organization, and above all, plenty of determination and courage. The organizing committee members, under the capable stewardship of Sandhya Kode, have played an invaluable role in hosting the conference in Hyderabad. The international nature of this conference committee makes it difficult to have program or organizing committee meetings. S. Kapoor's notable leadership, in the role of vice chair, has been invaluable in overseeing and maintaining excellent communication among the various committee members. The VLSI-net chair J.A. Chowdary has played a key role in introducing, for the first time, the VLSI-net that provides delegates with email accounts and full internet/web connectivity.

As always, the steering committee chair, Vishwani D. Agrawal, provided invaluable help, and guidance to all conference committee members. In 1985, along with H.N. Mahabala of IIT, Madras, Vishwani Agrawal founded this conference. His sterling leadership, clear vision, and unflinching support over the years has transformed a small gathering of VLSI professionals in 1985 into the premier international meeting you are attending today.


We thank all of the referees, authors, participants and members of various committees for helping us put together an exciting conference. On behalf of the steering and the conference committees, we heartily welcome you to Hyderabad! We are sure you will enjoy the conference as much as we did putting it together.

Srimat T. Chakradhar
1997 VLSI Design General Chair

Program Chairs' Message



Bhargab Bhattacharya



Debashis Bhattacharya

It is our pleasure to welcome all of you to VLSI Design '97, which is being held in Hyderabad for the first time. This is the tenth anniversary of the conference that was initiated as a tiny workshop in Madras with only 50 participants.

Advances in the technology of VLSI Design over the past two decades have significantly influenced almost every aspect of electronic design, computers and communication systems. The ubiquity of microchips can now be felt in all scientific, technological and social endeavors. Paralleling this growth in the importance of microchips, this conference has gained excellent momentum, visibility and stature in the international technical community, over the last ten years. As evidence of this visibility and stature, attendance at the VLSI Design '96 Conference in Bangalore rose to almost 750.

VLSI Design '97 will provide an excellent forum for students, researchers and other professionals to present and discuss various state-of-the-art of VLSI Design issues including synthesis, testing, EDA tools, mixed signal design and architecture with emphasis on multimedia applications. Compared to 137 papers submitted last year, we received 155 submissions this time — the second highest number in the history of this conference — from institutions located in every inhabited continent on the earth. Compared to last year, there was a significant increase in the number of submissions from Europe, while submissions from Asia, India, United States, and other parts of North and South America increased slightly. The quality of the submitted papers and their wide geographical distribution truly indicate the increasing popularity and importance of this conference around the globe.

The papers were reviewed by an international pool of 330 reviewers, which included a 69-member strong program committee (PC), consisting of top VLSI experts from all over the world. This year, all papers, whether submitted in India, or in the USA, were cross reviewed, i.e., papers submitted in USA had at least one Indian reviewer, and vice versa. Every paper was sent to at least seven reviewers including at least one PC member, and in most cases, two PC members. We made every effort to get reviews back, and the average number of reviews returned per paper, rose to 5.11 in India. However, the average number of reviews returned in USA fell to 3.21, putting the overall average at 4.06 reviews per paper. Also, almost all papers had at least one cross review.

In keeping with tradition, paper selection for the final program was done in two concurrent program committee meetings: one in India selecting papers from submissions made in India, and one in the USA selecting papers from submissions made in USA. Teleconferencing and fax were used to exchange opinions and decisions between the two committees in order to ensure uniformity of the paper selection process. To ensure objective evaluation, reviewers were asked to grade each paper numerically on a five-point scale with 30% weight on originality, 30% on the technical content, and 20% on presentation and relevance, respectively. The two committees looked into these grades along with other critical comments while examining each paper very carefully during the meetings. Based on the views of the referees and the PC members, the decision on selection of the papers was finalized unanimously from both ends. In the end, we were able to accept 75 papers in the regular and short

categories, and 18 more in the poster category. Unfortunately, due to conference size limitations, many good papers had to be rejected.

Seven of the selected papers were nominated for the Best Paper award. Two of these seven papers were also nominated for the Best Student Paper award. A blue-ribbon international panel reviewed the candidate papers, and ranked them against each other on a scale of 0 to 20. The panel members were chosen on the basis of their outstanding contributions to the areas of VLSI Design and CAD, with the requirement that none of them had submitted papers to VLSI Design '97.

The final program, in line with tradition, was formed by organizing the selected papers into appropriate groups, with one exception, viz., the "verification" session, which was pre-ordained. This year, for the first time, we introduced nine embedded tutorials in the technical program, on areas of current interest, apart from the six full-day regular tutorials. Some of these embedded tutorials were selected from proposals submitted to the tutorials chair, while others were selected through invitations sent to leaders in certain key areas of VLSI Design. The program also includes two invited plenary addresses, one keynote address, and a panel discussion by eminent experts in the industry.

Owing to the outstanding work of the tutorials chair, Yervant Zorian, we have an excellent program of six full-day tutorials. The tutorials are traditionally extremely popular with the attendees, and this year will be no exception.

On behalf of the VLSI Design '97 Program Committee, we thank all of the reviewers, the volunteers on the program committee, the awards committee, the conference steering committee, and the authors. In particular, we wish to thank Vishwani Agrawal, whose guidance and involvement continue to be invaluable resources behind the success of this conference. We wish to thank publication chair, Prab Varma of CrossCheck Technology, for his arduous task of managing all the camera-ready manuscripts, and Regina S. Sipple of the IEEE Computer Society Press for her assistance in printing the proceedings. Our special thanks go to T.R. Viswanathan and Bob Hewes of Texas Instruments, Dallas, for their support, and to M.L. Bushnell of Rutgers University and G.C. Basu of Calcutta Telephones for hosting program committee meetings with teleconferencing between the two committees. We are highly indebted to the general chair, Srimat T. Chakradhar, and the organizing chair, Sandhya Kode, for providing the infrastructure and financial support necessary for running the conference.

In addition, we wish to express our sincere thanks to the following individuals for their untiring efforts towards making this conference a success: administrative assistants Betty Pea and Mary Lu Rhoads of the DSP R&D Center, Texas Instruments, Dallas, and Barbara Daniels of CAIP Research Center, Rutgers University, all of whom provided invaluable help in the creation and maintenance of the various databases. We'd also like to recognize A. Basu of IIT Kharagpur; S. Sur-Kolay, D.K. Das and K. Mukhopadhyaya of Jadavpur University; B.P. Sinha and S.C. Nandy of ISI Calcutta, who all did an exceptional job of managing the program committee secretariat around the clock as well as allocating peer reviewers. Grateful acknowledgment is also due to of S. Chakraborty, S. Das, S. Mukherjee, and S. Majumder for their help with the many facets of the program committee. We extend special thanks to S.T. Chakradhar for his assistance in the selection of reviewers for all of the submitted papers and to N. Ranganathan for his generous help in the awards process. Finally, we would like to express our gratitude for the invaluable support provided by Texas Instruments Inc., Dallas; the Indian Statistical Institute, Calcutta; the Indian Institute of Technology, Kharagpur; Rutgers University, NEC USA; Princeton University; and Lucent Technologies.

We believe that you will have a stimulating and ultimately fruitful experience while attending the tenth VLSI Design Conference. Additionally, we hope that you will enjoy the beauty and vast cultural diversity of India, as reflected in the historic city of Hyderabad and its surrounding areas.

We look forward to your continued participation in the International Conference on VLSI Design, and welcome your comments and suggestions for further improvements in this conference in the years to come.

Welcome to VLSI Design '97!

Debashis Bhattacharya
Bhargab B. Bhattacharya
1997 VLSI Design Program Chairs

Welcome to the City of Hyderabad

On behalf of the VLSI Design '97 Organizing Committee, I welcome you to the *Tenth International Conference on VLSI Design*, January 4-7, 1997. For some of you this may be your first time in Hyderabad, a 400 year-old modern city with more than 100% growth in the software industry in each of the last four years.

Hyderabad is a "city of learning" with eight Universities and 28 national-level Research and Training Institutions. Premier centers of excellence located in Hyderabad include Defence Research and Development Laboratories, Defence Electronics and Research Laboratories, and the Center for Cellular and Molecular Biology. Andhra Pradesh Industrial Infrastructural Corporation (APIIC) is developing a world class INFOCITY with state-of-the-art infrastructure facilities spread over 170 acres. Software Technology Park (STP) at Hyderabad, provides a single window government cell in addition to infrastructural facilities including high speed communication links to easily set up software development centers.

With all this support, Hyderabad is destined to become a high-tech city of global standard before the turn of the century.

Enjoy yourself shopping (Hyderabad's famous pearls and fancy bangles) and sight-seeing (world-famous Salar-Jung Museum, Charminar, and Golkonda Fort) in the city tours being organized. Lose yourself in the Cultural Program evening steeped in the traditions of South India that we have put together for you.

VLSI Design '97 offers a four-day program. Six tutorials on topics of current interest are offered on the first two days. The next two days are devoted to the technical program that includes paper presentations, posters, a panel, industrial exhibits and exhibitor presentations. This year, we bring the VLSI-net for the first time. Thanks to J.A. Chowdary of STP Hyderabad, you will have e-mail and internet connectivity during the conference. We also have a full-fledged Internet web site reporting the latest information on the conference and Hyderabad.


The conference committee has worked with a single minded objective of giving you real value for your time, doing all that is required to put together a conference of this magnitude. I thank all the volunteers who gave of their valuable time. We look forward to getting our reward in your enjoyment of the conference.

Welcome to Hyderabad, home of the Tenth International Conference on VLSI Design. We hope you enjoy the sights and sounds of Hyderabad along with the sights and sounds of the "VLSI in Multimedia Applications" Conference.



Sandhya V. Kode
1997 VLSI Design Organizing Committee Chair

1996 Awards



The following two winning papers shared the cash award of Rs. 12000
(about US\$400):

1. *Low Power Realization of FIR Filters using Multirate Architectures*
M. Mehendale, Texas Instruments, Bangalore, India,
S.D. Sherlekar and G. Venkatesh, Silicon Automation Systems, Bangalore, India
2. *A Synchronous Test Generation Model for Asynchronous Circuits*
S. Banerjee, Lucent Technologies, Princeton, NJ,
S.T. Chakradhar and R.K. Roy, NEC USA, Princeton, NJ.

Honorable Mention Award

Test Generation for Mixed-Signal Devices Using Signal Flow Graphs
R. Ramadoss and M.L. Bushnell,
Rutgers University, Piscataway, NJ.


Best Student Paper Award

Cubical CAMP for Minimization of Boolean Functions
N.N. Biswas, C. Srikanth and J. Jacob,
Indian Institute of Science, Bangalore, India

Design Contest Award


A Low Cost PC Based Hardware Emulator For Speeding up Logic Simulation
A. Gupta

Conference Committee




Steering Committee Chair

Vishwani D. Agrawal
Bell Labs, Lucent Tech.
700 Mountain Ave.
Murray Hill, NJ 07974
908-582-4349
va@research.bell-labs.com



General Chair

Srimat T. Chakradhar
C&C Research Labs, NEC
4 Independence Way
Princeton, NJ 08540
609-951-2962
chak@research.nj.nec.com




Vice Chair

S. Kapoor
CMC Limited
Gachibowli
Hyderabad 500019 India
91-40-259401
kapoor@cmcltd.com



Organizing Committee Chair

Sandhya V. Kode
Duet Technologies Private Ltd.
405, Huda, Maitrivanam
Hyderabad 500 038 India
91-40-291804
skode@duettech.com




Program Chair

Bhargab Bhattacharya
Electronics Unit, ISI
203 B.T. Road
Calcutta 700035 India
91-33-5568085 ext. 3006
bhargab@isical.ernet.in




Program Chair

Debashis Bhattacharya
Integrated Systems Lab.
Texas Instruments Inc.
Dallas, TX 75243
214-995-6716
bhattach@hc.ti.com




Publicity Chair

N. Ranganathan
Centre for Microelect. Res.
Dept. of Computer Science
U. of So. FL, Tampa FL 33620
813-974-4760
ranganat@babbage.csee.usf.edu




Publicity Chair


Bernard Courtois
Laboratoire TIMA/INPG
46 Avenue Felix Viallet
38031 Grenoble Cedex France
33-76574615
bernard.courtois@imag.fr

**Publicity Chair**


K. Muralidharan
Duet Technologies Private Ltd.
SDF #B2 NEPZ
NOIDA - 201305, India
91-11-8567001
murali@duettech.com

**Tutorial Chair**


Yervant Zorian
LogicVision
101 Metro Drive 3rd Floor
San Jose, CA 95110
408-453-0146
zorian@lvision.com

**Finance Chair**


S. Sekhar
CMC Limited
Gachibowli
Hyderabad 500019 India
91-40-259509
sekhar@cmch.ernet.in

**VLSI-NET Chair**


J.A. Chowdary
Software Technology Park
408, Huda, Maitrivanam
Hyderabad 500038, India
91-40-290817
jac@stph.net

**Exhibits Chair**


M. Naresh Kumar Reddy
CMC Limited
Gachibowli
Hyderabad 500019 India
91-40-259401
naresh@cmch.ernet.in

**Publication Chair**

Prab Varma
CrossCheck Technology
2833 Junction Ave. #100
San Jose, CA 95134
408-435-9100
prab@crosscheck.com

**Fellowship Chair**

P.V. Subba Rao
CMC Limited
Gachibowli
Hyderabad 500019 India
91-40-259401
pvs@cmch.ernet.in

**Design Contest Chair**

Susanta Misra
Motorola India Electronics
33 A Ulsoor Road
Bangalore India
91-80-5598615
susanta@miel.mot.com

**ACM Liaison**

Sharad Seth
Univ. of Nebraska
seth@cse.unl.edu

**IEEE Liaison**

Y.K. Malaiya
Colorado State U.
malaiya@cs.colostate.edu

**VSI Liaison**

A. Prabhakar
Datanet Corp.
Bangalore, India
91-80-5538010

Program Committee

- J.A. Abraham, *University of Texas, Austin, TX, USA*
T. Acharya, *Intel Corporation, Chandler, AZ, USA*
P. Agrawal, *AT&T Labs, Whippany, NJ, USA*
V.D. Agrawal, *Bell Labs, Murray Hill, NJ, USA*
A.P. Ambler, *University of Texas, Austin, TX, USA*
P. Banerjee, *Northwestern University, Evanston, IL, USA*
D.K. Banerji, *University of Guelph, Guelph, Ontario, CANADA*
A. Basu, *Indian Institute of Technology, Kharagpur, INDIA*
B.B. Bhattacharya, *Indian Statistical Institute, Calcutta, INDIA*
D. Bhattacharya, *Texas Instruments, Dallas, TX, USA*
S. Bhawmik, *Lucent Technologies, Princeton, NJ, USA*
D.W. Bouldin, *University of Tennessee, Knoxville, TN, USA*
R.W. Brodersen, *University of California, Berkeley, CA, USA*
M.L. Bushnell, *Rutgers University, Piscataway, NJ, USA*
K. Butler, *Texas Instruments, Dallas, TX, USA*
T.J. Chakraborty, *Lucent Technologies, Princeton, NJ, USA*
S.T. Chakradhar, *NEC USA, Princeton, NJ, USA*
S. Chakravarty, *SUNY at Buffalo, Buffalo, NY, USA*
A. Chatterjee, *Georgia Institute of Technology, Atlanta, GA, USA*
P.P. Chaudhuri, *Indian Institute of Technology, Kharagpur, INDIA*
J.-D. Cho, *Sung Kyun Kwan University, Suwon, SOUTH KOREA*
B. Courtois, *TIMA, Grenoble Cedex, FRANCE*
D.K. Das, *Jadavpur University, Calcutta, INDIA*
S. Devadas, *Massachusetts Institute of Technology, Cambridge, MA, USA*
K. Forward, *University of Melbourne, Victoria, AUSTRALIA*
H. Fujiwara, *Nara Institute of Science and Technology, Nara, JAPAN*
A. Guyot, *TIMA Laboratory, Grenoble Cedex, FRANCE*
J. Jacob, *Indian Institute of Science, Bangalore, INDIA*
A. Jain, *Indian Institute of Technology, Kanpur, INDIA*
R. Jain, *Westlake Village, CA, USA*
N.K. Jha, *Princeton University, Princeton, NJ, USA*
B. Kaminska, *Ecole Polytechnique de Montreal, Montreal, Quebec, CANADA*
K. Kinoshita, *Osaka University, Osaka, JAPAN*
M. Kovac, *University of Zagreb, Zagreb, CROATIA*
S. Kumar, *Indian Institute of Technology, New Delhi, INDIA*
P.K. Lala, *North Carolina A&T State University, Greensboro, NC, USA*
P. Maurer, *University of South Florida, Tampa, FL, USA*
M. Mehendale, *Texas Instruments (India) Pvt. Ltd., Bangalore, INDIA*
P.R. Menon, *University of Massachusetts, Amherst, MA, USA*
S.M. Menon, *South Dakota School of Mines & Technology, Rapid City, SD, USA*
Y. Min, *Academia Sinica, Beijing, PRC*
R. Mittal, *Indian Institute of Technology, Madras, INDIA*
C.R. Mohan, *Cadence Design Systems (India) Pvt. Ltd., Noida, INDIA*
S.C. Nandy, *Indian Statistical Institute, Calcutta, INDIA*
S. Seth, *University of Nebraska, Lincoln, NE, USA*
R.R. Pai, *Silicon Automation Systems, Bangalore, INDIA*
C.A. Papachristou, *Case Western Reserve University, Cleveland, OH, USA*

C.A. Papachristou, *Case Western Reserve University, Cleveland, OH, USA*
 M. Papaefthymiou, *University of Michigan, Ann Arbor, MI, USA*
 J.H. Patel, *University of Illinois, Urbana, IL, USA*
 L.M. Patnaik, *Indian Institute of Science, Bangalore, INDIA*
 L.T. Pileggi, *Carnegie Mellon University, Pittsburgh, PA, USA*
 V.K. Prasanna, *University of Southern California, Los Angeles, CA, USA*
 S. Raman, *Motorola, Austin, TX, USA*
 N. Ranganathan, *University of South Florida, Tampa, FL, USA*
 S.S.S.P. Rao, *Indian Institute of Technology, Bombay, INDIA*
 S.M. Reddy, *University of Iowa, Iowa City, IA, USA*
 K. Roy, *Purdue University, West Lafayette, IN, USA*
 R.K. Roy, *NEC USA, Princeton, NJ, USA*
 S. Sahni, *University of Florida, Gainesville, FL, USA*
 A. Saldanha, *Cadence Berkeley Laboratories, Berkeley, CA, USA*
 S.S. Sapatnekar, *Iowa State University, Ames, IA, USA*
 N.A. Sherwani, *Intel Corporation, Hillsboro, OR, USA*
 A.D. Singh, *Auburn University, Auburn, AL, USA*
 M. Soma, *University of Washington, Seattle, WA, USA*
 S. Sur-Kolay, *Jadavpur University, Calcutta, INDIA*
 T.G. Szymanski, *Lucent Technologies, Murray Hill, NJ, USA*
 P. Varma, *CrossCheck Technology, San Jose, CA, USA*
 H.-J. Wunderlich, *University of Stuttgart, Stuttgart,, GERMANY*
 Y. Zorian, *LogicVision, San Jose, CA, USA*

VLSI Design Steering Committee

Vishwani D. Agrawal	<i>Bell Labs, Lucent Technologies, USA, va@research.bell-labs.com</i>
Srimat T. Chakradhar	<i>NEC, USA, chak@research.nj.nec.com</i>
Asoke K. Laha	<i>Walker Interactive Systems, India, alaha@giasdl01.vsnl.net.in</i>
Yashwant K. Malaiya	<i>Colorado State University, USA, malaiya@cs.colostate.edu</i>
Biswadip Mitra	<i>Texas Instruments, USA, beam@msg.ti.com</i>
P. Pal Chaudhuri	<i>Indian Institute of Technology - Kharagpur, India, ppc@cse.iitkgp.ernet.in</i>
Lalit. M. Patnaik	<i>Indian Institute of Science, India, lalit@vigyan.iisc.ernet.in</i>
Uday P. Phadke	<i>Department of Electronics, India, phadke@xm.doe.ernet.in</i>
A. Prabhakar	<i>Datanet Corp., Bangalore, India</i>
N. Ranganathan	<i>University of South Florida, USA, rangana@babbage.csee.usf.edu</i>

1996 Fellowship Recipients

The Steering Committee awarded fellowship grants to 240 participants of the *Ninth International Conference on VLSI Design*, Bangalore, India, January 3-6, 1996.

Name	Affiliation	Location	Sponsor
Mohammed Fadle Abdulla	<i>Indian Inst. of Tech.</i>	<i>New Delhi</i>	<i>VLSI Soc. of India</i>
Vijay Pratap Adusumilli	<i>Birla Inst. of Tech. and Science</i>	<i>Pilani</i>	<i>VLSI Design '96</i>
Avinash Agarwal	<i>Indian Inst. of Tech.</i>	<i>New Delhi</i>	<i>DOE-Govt. of India</i>
Gaurav Aggarwal	<i>Indian Inst. of Tech.</i>	<i>New Delhi</i>	<i>Texas Instr.-India</i>
Kamal Aggarwal	<i>Indian Inst. of Tech.</i>	<i>New Delhi</i>	<i>NEC-USA</i>
Nitin Agrawal	<i>Wipro Infotech Ltd.</i>	<i>Bangalore</i>	<i>VLSI Soc. of India</i>
Sanjib Akuli	<i>Bengal Engineering College</i>	<i>Howrah</i>	<i>VLSI Design '96</i>
Amshumanth Arak Ali	<i>NIE</i>	<i>Mysore</i>	<i>Wipro Infotech-India</i>
Ganesh K. Andurkar	<i>Government College of Eng.</i>	<i>Aurangabad</i>	<i>Texas Instr.-India</i>
S. Arvind	<i>Indian Inst. of Tech.</i>	<i>Kanpur</i>	<i>VLSI Design '96</i>
B. Ravindra Babu	<i>Indian Inst. of Tech.</i>	<i>Kanpur</i>	<i>VLSI Design '96</i>
Satish Babu	<i>S.J. College of Eng.</i>	<i>Mysore</i>	<i>VLSI Design '96</i>
Tusar Kanti Bag	<i>Bengal Engineering College</i>	<i>Howrah</i>	<i>VLSI Design '96</i>
Arun Balakrishnan	<i>Rutgers Univ. - New Brunswick</i>	<i>USA</i>	<i>DOE-Govt. of India</i>
Prashant Banchhor	<i>Indian Inst. of Tech.</i>	<i>Kanpur</i>	<i>VLSI Design '96</i>
Tushar Bandhopadhyay	<i>Bengal Engineering College</i>	<i>Howrah</i>	<i>VLSI Design '96</i>
Hrudananda Baral	<i>Jadavpur Univ.</i>	<i>Calcutta</i>	<i>Texas Instr.-India</i>
Anupam Basu	<i>Indian Inst. of Tech.</i>	<i>Kharagpur</i>	<i>Texas Instr.-India</i>
Sudip Basu	<i>Bengal Engineering College</i>	<i>Howrah</i>	<i>VLSI Design '96</i>
Swapan Kumar Basu	<i>Banaras Hindu Univ.</i>	<i>Varanasi</i>	<i>VLSI Design '96</i>
Tapati Basu	<i>Indian Inst. of Tech.</i>	<i>Kharagpur</i>	<i>VLSI Design '96</i>
Chitrasena Bhat	<i>S.J. College of Engineering</i>	<i>Mysore</i>	<i>Texas Instr.-India</i>
Subarna Bhattacharjee	<i>Indian Inst. of Tech.</i>	<i>Kharagpur</i>	<i>VLSI Design '96</i>
Subrata Bhattacharya	<i>Bengal Engineering College</i>	<i>Howrah</i>	<i>VLSI Design '96</i>
Uttam Kumar Bhattacharya	<i>Jadavpur University</i>	<i>Calcutta</i>	<i>VLSI Design '96</i>
Biswadeep Biswas	<i>Indian Statistical Inst.</i>	<i>Calcutta</i>	<i>Texas Instr.-India</i>
N.N. Biswas	<i>Indian Inst. of Science</i>	<i>Bangalore</i>	<i>VLSI Soc. of India</i>

Swagata Biswas	Indian Inst. of Tech.	Kharagpur	VLSI Design '96
Swarup Bhunia	Indian Inst. of Tech.	Kharagpur	VLSI Design '96
Parbati Bose	Bengal Engineering College	Howrah	VLSI Soc. of India
Sanjay Bose	Indian Statistical Inst.	Calcutta	VLSI Design '96
Parbati Bose	Bengal Engineering College	Howrah	VLSI Soc. of India
Sindhu R. Chaitrananda	Regional Engineering College	Warangal	Texas Instr.-India
Dhruva Ranjan Chakrabarti	Indian Inst. of Tech.	Kanpur	Texas Instr.-India
Shyamali Chakrabarty	Bengal Engineering College	Howrah	VLSI Soc. of India
Pinaki Chakraborty	Bengal Engineering College	Howrah	VLSI Design '96
Pranab Chakraborty	Indian Statistical Inst.	Calcutta	VLSI Design '96
Susanta Chakraborty	Univ. of Kalyani	Calcutta	VLSI Design '96
Mahesh Chand	Military College of EME	Secunderabad	VLSI Soc. of India
Pinaki Shankar Chanda	Bengal Engineering College	Howrah	VLSI Design '96
K. Chandra Sekharaiah	Jawaharlal Nehru Technol. Univ.	Hyderabad	Bell Labs-USA
Sridhara N. Charyulu	Jawaharlal Nehru Technol. Univ.	Hyderabad	VLSI Design '96
Moloy Kumar Chatterjee	Electronics R&D Centre of India	Calcutta	VLSI Soc. of India
Anil K. Chaudhary	Indian Inst. of Science	Bangalore	Wipro Infotech-India
Bhalchandra N. Chaudhuri	Govt. Engineering College	Aurangabad	Motorola-India
Bikas Chaudhuri	Jadavpur Univ.	Calcutta	Motorola-India
Jeet Chaudhuri	Indian Statistical Inst.	Calcutta	Bell Labs-USA
Rajarshi Chaudhuri	Indian Statistical Inst.	Calcutta	VLSI Design '96
Pramit A. Chavda	Indian Inst. of Science	Bangalore	VLSI Design '96
Niranjan N. Chiplunkar	Manipal Inst. of Tech.	Manipal	VLSI Soc. of India
Ravi V. Chitloor	J.C. College	Mysore	VLSI Design '96
Ju Dong Cho	Sung Kyun Kwan Univ.	Korea	Bell Labs-USA
Shiva Kumar Dalal	Jadavpur Univ.	Calcutta	Texas Instr.-India
Abhijit Das	Bengal Engineering College	Howrah	Thomas Cook-India
Abhijit Das	Indian Inst. of Tech.	Kharagpur	Thomas Cook-India
Abira Hazra Das	North Bengal University	Darjeeling	TISL-India
Debesh Kumar Das	Jadavpur Univ.	Calcutta	Texas Instr.-India
Kamalendu Das	Jadavpur University	Calcutta	NEC-USA
Kaustubh Das	Indian Inst. of Tech.	New Delhi	VLSI Soc. of India
Malay Kumar Das	Bengal Engineering College	Howrah	VLSI Soc. of India
Nitai Sundar Das	Bengal Engineering College	Howrah	VLSI Soc. of India
Rajish Das	University of Calcutta	Calcutta	VLSI Design '96
Samik Das	Bengal Engineering College	Howrah	VLSI Design '96
Sandip Das	North Bengal University	Darjeeling	VLSI Design '96
Satyaki Das	Indian Inst. of Tech.	Kharagpur	VLSI Design '96
Sumana Das	Bengal Engineering College	Howrah	VLSI Soc. of India
T. Datta	Delhi Inst. of Tech.	New Delhi	VLSI Soc. of India
Nilanjan Deb	Bengal Engineering College	Howrah	VLSI Soc. of India
Sri Sakti DebBarma	Tripura University	Agartala	VLSI Design '96
Sudhir K. Desai	Indian Inst. of Tech.	Kanpur	VLSI Design '96
Manoj Dey	Jadavpur Univ.	Calcutta	VLSI Soc. of India
Veeresh Dua	Regional College of Eng.	Jalandhar	VLSI Design '96
Bilas Dutta	Jadavpur Univ.	Calcutta	Motorola-India
Kaushik Dutta	Indian Statistical Inst.	Calcutta	NEC-USA
Paramartha Dutta	Indian Statistical Inst.	Calcutta	VLSI Design '96
K. Narasimhan Dwarakanath	Birla Inst. of Tech. and Science	Pilani	NEC-USA
Shibashis Ganguly	Bengal Engineering College	Howrah	VLSI Design '96
Srinivas Raghu Gatta	Jawaharlal Nehru Technol. Univ.	Hyderabad	VLSI Design '96
Jayanth George	Regional Engineering College	Calicut	Texas Instr.-India
Arijit Ghosh	Bengal Engineering College	Howrah	DOE-Govt. of India
Soumen Ghosh	Indian Statistical Inst.	Calcutta	VLSI Design '96
Vincent Gomes	Indian Inst. of Science	Bangalore	VLSI Design '96
K.N. Gopinath	S.J. College of Engineering	Mysore	Texas Instr.-India
Ashish Gupta	Indian Inst. of Tech.	New Delhi	DOE-Govt. of India

Sumit Gupta	TISL	Bangalore	VLSI Design '96
K.S. Gurumurthy	Bangalore Univ.	Bangalore	Texas Instr.-India
Shankar Hariharan	Univ. of South Florida - Tampa	USA	VLSI Design '96
M.M. Hasan	Indian Inst. of Tech.	Kanpur	VLSI Design '96
Suchismita Hazra	Bengal Engineering College	Howrah	VLSI Soc. of India
B. Irudayaraj	Jadavpur Univ.	Calcutta	DOE-Govt. of India
James Jacob	Indian Inst. of Science	Bangalore	Texas Instr.-India
Ajay Jain	Indian Inst. of Tech.	Kanpur	Texas Instr.-India
Praveen Kumar Jaini	Jawaharlal Nehru Technol. Univ.	Hyderabad	Texas Instr.-India
Niloy Kumar Jana	Jadavpur Univ.	Calcutta	VLSI Soc. of India
T. Jebarajan	Jadavpur Univ.	Calcutta	VLSI Design '96
Vasanth M.L. Jonnalagadda	Motilal Nehru Reg. Eng. College	Allahabad	VLSI Design '96
P.J. Joseph	Indian Inst. of Science	Bangalore	VLSI Design '96
Amit Kakkar	Birla Inst. of Tech. and Science	Pilani	Wipro Infotech-India
Bichitra Kalita	Jorhat Engineering College	Jorhat	Motorola-India
N. Kammukutty	Regional Engineering College	Calicut	NEC-USA
A. Kandasamy	Jadavpur Univ.	Calcutta	Synopsys-India
B. Karthik	Birla Inst. of Tech. and Science	Pilani	NEC-USA
Suman Khanna	Bengal Engineering College	Howrah	VLSI Soc. of India
Sunil P. Khatri	Univ. of California	Berkeley	VLSI Design '96
Arun Khosla	Regional College of Eng.	Jalandhar	DOE-Govt. of India
K. Lal Kishore	Jawaharlal Nehru Technol. Univ.	Hyderabad	VLSI Design '96
Vamsi Krishna	Univ. of South Florida - Tampa	USA	VLSI Design '96
R. Krishnakumar	Jadavpur Univ.	Calcutta	VLSI Design '96
S.Y. Kulkarni	B.V.B. College of Eng. & Tech.	Hubli	VLSI Design '96
Anil Kumar	JSC	Mysore	DOE-Govt. of India
Arun Kumar	Jadavpur Univ.	Calcutta	DOE-Govt. of India
Jeetendra Kumar	Birla Inst. of Tech. and Science	Pilani	Bell Labs-USA
M. Rajith Kumar	Birla Inst. of Tech. and Science	Pilani	VLSI Design '96
R. Mohan Kumar	Birla Inst. of Tech. and Science	Pilani	VLSI Design '96
S. Rakesh Kumar	Jawaharlal Nehru Technol. Univ.	Hyderabad	VLSI Design '96
Sunil Kumar	Jadavpur Univ.	Calcutta	VLSI Design '96
S. Senthil Kumaran	Coimbatore Inst. of Tech.	Coimbatore	VLSI Design '96
Bhaktipada Kundu	Indian Statistical Inst.	Calcutta	DOE-Govt. of India
M.R. Lakshmish	S.J. College of Engineering	Mysore	VLSI Soc. of India
M. Madhusudan	S.J. College of Engineering	Mysore	VLSI Soc. of India
Anirban Mahanti	Birla Inst. of Tech. and Science	Pilani	DOE-Govt. of India
Sukanta Mahanti	Jadavpur Univ.	Calcutta	VLSI Design '96
Abhishek Maheshwari	Indian Inst. of Tech.	New Delhi	Thomas Cook-India
Rajib Maitra	Bengal Engineering College	Howrah	VLSI Design '96
Subhamoy Maitra	Indian Statistical Inst.	Calcutta	VLSI Design '96
Ananta Kumar Majhi	Indian Inst. of Science	Bangalore	Wipro-Infotech-India
Amit Majumdar	Tata Consultancy Services	New Delhi	Wipro-Infotech-India
Arindam Majumdar	Indian Inst. of Tech.	Kharagpur	DOE-Govt. of India
Arundhati Majumdar	Jadavpur Univ.	Calcutta	DOE-Govt. of India
Subhashish Majumder	Indian Statistical Inst.	Calcutta	VLSI Design '96
Ashis Kumar Mal	NE Regional Inst. of Sc. & Tech.	Nirjuli	DOE-Govt. of India
Dalvinder Singh Malhotra	Univ. of Roorkee	Roorkee	Texas Instr.-India
Mamta	Regional Engineering College	Jalandhar	VLSI Soc. of India
Bhairab Mandal	Jadavpur Univ.	Calcutta	DOE-Govt. of India
Pradip Mandal	Indian Inst. of Science	Bangalore	VLSI Design '96
Sudhanshu V. Mangrulkar	Birla Inst. of Tech. and Science	Pilani	VLSI Design '96
Manjula	HSC	Mysore	VLSI Soc. of India
Pramod Mehta	Regional Engineering College	Jalandhar	VLSI Design '96
Tejinderpal Singh Miglani	Indian Inst. of Tech.	New Delhi	VLSI Design '96
Subhasish Mitra	Indian Inst. of Tech.	Kharagpur	VLSI Design '96
Rajesh Motamarri	Univ. of South Florida - Tampa	USA	VLSI Design '96

Rajanikanta Mudi
 Indrajit Mukherjee
 K.V.V. Murthy
 P.V.R.L.N. Murthy
 S. Muthusamy
 Srinath R. Naidu
 Askok S. Nale
 J.U. Nambi
 Kartik Nanda
 S. Nandakishore
 N. Narasimhan
 Naren Narasimhan
 M. Lakshmi Narayana
 Prakash Narayanan
 A.R. Naseer
 U.C. Niranjan
 V.K.S. Pakala
 Rajat Kumar Pal
 Vinayaka D. Pandit
 Vishnu A. Patankar
 Aditya Prakash Pathak
 Srikanth Patnaik
 Probhas Chandra Patra
 Ashwini Ramesh Patwardhan
 Sirsij Peshin
 Bh. R.M. Phaneendra
 Bulusu Ravi Prasad
 Pritam Bhusan Prasad
 K. Radha Krishna
 Anand Raghunathan
 Hariom Rai
 R.V. Raj
 R. Rajiv
 B. Ramachandra
 N.S. Ramakrishna
 O.B.V. Ramanaiah
 S. Ramanathan
 P. Srinivasa Rao
 T. Chiranjeevi Rao
 V.L. Narasimha Rao
 V. Sree Hari Rao
 Ashley Rasquinha
 N.S. Ravi
 T. Ravi
 K. Ravindranath
 K. Ravishankar
 Baidyanath Ray
 L. Bharat Ram Reddy
 M. Naresh Kumar Reddy
 Arobinda Roy
 Arunabha Roy
 Shibendra Kumar Roy
 Subir K. Roy
 Debashis Saha
 Debashis Samanta
 R. Kausik Sankar
 Debashis Sarkar

Jadavpur Univ.
 Birla Inst. of Tech.
 Indian Inst. of Tech.
 Jawaharlal Nehru Technol. Univ.
 Mindware – PCL Export Unit
 Banaras Hindu Univ.
 B.N. College of Engineering
 P.S.G. College of Tech.
 Indian Inst. of Tech.
 Regional Engineering College
 Birla Inst. of Tech. and Science
 University of Cincinnati
 JNTU College of Engineering
 Indian Statistical Inst.
 K.R.E.C.
 Manipal Inst. of Tech.
 Front-line Computers
 Univ. of Calcutta
 S.J. College of Engineering
 Birla Inst. of Tech. and Science
 Bengal Engineering College
 Jadavpur Univ.
 Bengal Engineering College
 Govt. Engineering College
 Max India Ltd.
 Jawaharlal Nehru Technol. Univ.
 Jawaharlal Nehru Technol. Univ.
 Jadavpur Univ.
 Jawaharlal Nehru Technol. Univ.
 Princeton Univ.
 Indian Inst. Tech.
 Indian Inst. of Science
 Regional Engineering College
 S.J. College of Engineering
 Birla Inst. of Tech. and Science
 Jawaharlal Nehru Technol. Univ.
 Indian Inst. of Science
 Indian Inst. of Science
 Jawaharlal Nehru Technol. Univ.
 Jawaharlal Nehru Technol. Univ.
 Jawaharlal Nehru Technol. Univ.
 Univ. of South Florida – Tampa
 S.J. College of Engineering
 Jadavpur Univ.
 Osmania Univ.
 Indian Inst. of Tech.
 Bengal Engineering College
 S.J. College of Engineering
 CMC
 Bengal Engineering College
 Indian Inst. of Tech.
 HEC Ltd.
 Indian Inst. of Tech.
 Indian Inst. of Tech.
 NE Regional Inst. of Sc. & Tech.
 Indian Inst. of Science
 Indian Inst. of Management

Calcutta
 Ranchi
 Bombay
 Hyderabad
 Bangalore
 Varanasi
 Nagpur
 Coimbatore
 Kanpur
 Calicut
 Pilani
 Cincinnati
 Hyderabad
 Calcutta
 Surathkal
 Manipal
 Guntur
 Calcutta
 Mysore
 Pilani
 Howrah
 Calcutta
 Howrah
 Aurangabad
 Faridabad
 Hyderabad
 Hyderabad
 Calcutta
 Hyderabad
 Princeton
 Bombay
 Bangalore
 Calicut
 Mysore
 Pilani
 Hyderabad
 Bangalore
 Bangalore
 Hyderabad
 Hyderabad
 Hyderabad
 USA
 Mysore
 Calcutta
 Hyderabad
 Madras
 Howrah
 Mysore
 Hyderabad
 Howrah
 Kharagpur
 Ranchi
 Kanpur
 Kharagpur
 Nirjuli
 Bangalore
 Calcutta

VLSI Design '96
 Texas Instr.–India
 VLSI Design '96
 VLSI Design '96
 VLSI Design '96
 VLSI Design '96
 DOE–Govt. of India
 Texas Instr.–India
 NEC–USA
 VLSI Soc. of India
 VLSI Soc. of India
 VLSI Soc. of India
 VLSI Soc. of India
 VLSI Design '96
 Thomas Cook–India
 Texas Instr.–India
 VLSI Design '96
 VLSI Design '96
 VLSI Design '96
 VLSI Design '96
 TISL–India
 VLSI Design '96
 VLSI Design '96
 DOE–Govt. of India
 DOE–Govt. of India
 DOE–Govt. of India
 Texas Instr.–India
 VLSI Design '96
 Bell Labs–USA
 Wipro Infotech–India
 Texas Instr.–India
 VLSI Design '96
 VLSI Design '96
 DOE–Govt. of India
 VLSI Soc. of India
 VLSI Soc. of India
 VLSI Design '96
 VLSI Soc. of India
 VLSI Design '96
 VLSI Design '96
 VLSI Design '96
 DOE–Govt. of India
 VLSI Design '96
 VLSI Design '96
 Bell Labs–USA
 Bell Labs–USA
 DOE–Govt. of India
 VLSI Soc. of India
 VLSI Soc. of India
 DOE–Govt. of India
 DOE–Govt. of India
 VLSI Design '96
 VLSI Design '96
 Texas Instr.–India
 Texas Instr.–India
 VLSI Design '96
 Texas Instr.–India