# ELECTRON ELEVICES meeting

1990

SAN FRANCISCO, CA DECEMBER 9-12, 1990

Sponsored by Electron Devices Society of IEEE

# 1990 International Electron Devices Meeting TECHNICAL DIGEST

Papers have been printed without editing as received from the authors.

All opinions expressed in the Digest are those of the authors and are not binding on The Institute of Electrical and Electronics Engineers, Inc.

Publication of a paper in this Digest is in no way intended to preclude publication of a fuller account of the paper elsewhere.

Copies of available volumes of this Digest may be obtained from The Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, N.J. Library of Congress Catalog Card Number: 78-20188.

IEEE Catalog Number: 90CH2865-4

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress St., Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommerical classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47th St., New York, NY 10017. All rights reserved. Copyright © 1990 by The Institute of Electrical and Electronics Engineers, Inc.

# **TABLE OF CONTENTS**

PLE	ENARY SESSION: Invited Papers	1	1:05 p.m.	
	lay, December 10, 9:00 a.m. d Ballroom		3.1 CVD Copper Metallurgy for ULSI Interconnection (Invited Paper), Y. Arita, N. Awaya, K. Ohno and M. Sato, NTT LSI Laboratories, Kanagawa, Japan	39
Chair	rman: A. Ipri, David Sarnoff Research Center		1:30 p.m.	3,
1.1	SMART POWER TECHNOLOGY: AN ELEPHANTINE OPPORTUNITY, B. Jayant Baliga, North Carolina State University, Raleigh, NC.	3	3.2 High Reliability Interconnections for ULSI Using Al-Si-Pd-Nb/Mo Layered Films, J. Onuki, Y. Koubuchi, S. Fukada, M. Suwa, M. Koizumi, D. Gardner, H. Suzuki and E. Minowa,	
1.2	<b>OPTOELECTRONIC INTEGRATED CIRCUITS, R. F.</b> Leheny, Ballcore, Red Bank, NJ.	7	Hitachi, Ltd., Ibaraki-ken, Japan 1:55 p.m.	43
1.3	SYSTEM LEVEL PACKAGING—AN ALTERNATIVE TO MONOLITHIC ULSI? R. F. W. Pease, Stanford University, Stanford, CA.	971	3.3 A Scalable Submicron Contact Technology Using Conformal LPCVD TiN, E. Travis, W. Paulson, F. Pintchovski, B. Boeck, L. Parrillo and KY. Fu, Motorola Inc., Austin, TX and M. Kottke, Motorola Inc., Mesa, AZ and M. Rice, J. Price and E.	
Sess	ion 2: Solid State Devices—Advanced Si and SiGe		Eichman, Spectrum CVD, Inc., Phoenix, AZ 2:20 p.m.	47
	Bipolar Devices lay, December 10, 1:00 p.m.	11	3.4 Planarized Aluminum Metallization For Sub-0.5 μm CMOS Technology, F. Chen, Y. Lin, G. Dixit, R. Sundaresan, C. Wei	
	d Ballroom A		and F. Liou, SGS-Thomson Microelectronics, Dallas, TX	51
1:00 p	hairmen: J. Sturm, Princeton University J. Tihanyi, Siemens o.m. Introduction		<ul> <li>2:45 p.m.</li> <li>3.5 VLSI Multilevel Micro-Coaxial Interconnects for High Speed Devices, M. Thomas, I. Saadat and S. Sekigahama, National Semiconductor, Santa Clara, CA</li> </ul>	55
1:05 p <b>2.1</b>	SiGe-Base Heterojunction Bipolar Transistors: Physics and Design Issues (Invited Paper), G. Patton, J. Stork, J. Comfort, E. Crabbe, B. Meyerson, D. Harame and J. Sun, IBM, York-		3:10 p.m.  3.6 High Density Dual-Active-Device-Layer(Dual)-CMOS Structure With Vertical Tungsten Plug-in Wirings, K. Oyama, T. Kunio, R. Koh, Y. Hayashi, K. Kajiyana and K. Tsunenari,	
	town Heights, NY	13		59
1:30 p <b>2.2</b> 1:55 p	Base Transport in Near-Ideal Graded-Base Si/Si, **Ge*/Si Heterojunction Bipolar Transistors from 150 K to 370 K, E. Prinz and J. Sturm, <i>Princeton University, Princeton, NJ</i>	975	Session 4: Solid State Devices—Advanced Device Characterization Techniques  Monday, December 10, 1:00 p.m.  Continental Ballroom 1-3	63
2.3	Low Temperature Operation of Si and SiGe Bipolar Transistors, E. Crabbe, G. Patton, J. Stork, J. Comfort, B. Meyerson and J. Sun, <i>IBM</i> , <i>Yorktown Heights</i> , <i>NY</i>	17	Co-Chairmen: K. Galloway, University of Arizona S. Martin, Sandia National Laboratories	
2:20 p <b>2.4</b>	Profile Leverage in a Self-Aligned Epitaxial Si or SiGe Base Bipolar Technology, J. Comfort, G. Patton, J. Cressler, W. Lee,		1:00 p.m. Introduction 1:05 p.m.	
2:45 p		21	4.1 Relationship Between Mobility and Residual-Mechanical- Stress as Measured by Raman Spectroscopy for Nitrided-Ox- ide-Gate MOSFETs, H. Momose, T. Morimoto, K. Yamabe and H. Iwai, Toshiba Corporation, Kawasaki, Japan	65
2.5	Identification of 1/f Diffusion and Recombination Noise Sources in Bipolar Transistors, S. Decoutere, L. Deferm, G. Vanhorebeek, C. Claeys and G. Declerck, <i>IMEC</i> , <i>Leuven</i> , <i>Belgium</i>	25	<ul> <li>1:30 p.m.</li> <li>4.2 Extended (1.1-2.9 eV) Hot-Carrier Induced Photon Emission in n-Channel MOSFETs, M. Lanzoni, E. Sangiorgi, C. Fiegna, M. Manfredi, and B. Ricco, University of Bologna, Bologna,</li> </ul>	
3:10 p. <b>2.6</b>				69
	Charge Sharing Effects in Bipolar Transistors with Sub-half-micron Emitter Widths, R. Dekker, R. Van Es, S. Jansen, P. Kranen, H. Maas, A. Pruijmboom and J. Velden, <i>Philips Research Laboratories, Eindhoven, The Netherlands</i>	29	<ul> <li>1:55 p.m.</li> <li>4.3 Lateral Dopant Profiling in MOS Structures on a 100-nm Scale Using Scanning Capacitance Microscopy, J. Slinkman, IBM General Technology Division, Essex Jct., VT; C. Williams, D.</li> </ul>	
	30 GHz Polysilicon-Emitter and Single-Crystal-Emitter Graded SiGe-Base PNP Transistors, D. Harame, J. Stork, B.		2:20 p.m.	73
	Meyerson, E. Crabbe, G. Scilla, C. Stanis, A. Megdanis, G. Patton, J. Comfort, A. Bright, E. de Fresart, J. Johnson and S. Furkay, <i>IBM</i> , <i>Yorktown Heights</i> , <i>NY</i>	33	4.4 Differential Capacitance Technique for Characterization of Hot Carrier Induced Degradation in p-Channel MOSFETs, S. Kugelmass, Y. Shacham-Diamond and P. Krusius, Cornell University, Ithaca, NY	77
	on 3: Device Technology—Interconnect Materials		2:45 p.m.	•
	and Structures for ULSI	37	4.5 Lateral Distribution of Interface States in PMOSFETs, J. Dimauro and A. Henning, Dartmouth College, Hanover, NH 8	31
	y, December 10, 1:00 p.m.  Ballroom B		3:10 p.m.	
	airmen: F. Neppl, Siemens AG D. Verret, TI/SEMATECH		4.6 A New Charge Pumping Method For Determining the Spatial Interface State Density Distribution in MOSFETs, X. Li and J. Deen, Simon Fraser University, Burnaby, Canada 8	5
:00 p.	m. Introduction		,,	-

Session 5: Integrated Circuits—Non-Volatile Memory	89	<ul><li>2:20 p.m.</li><li>6.4 Sub-picosecond Optical Pulse Generation at 350 GHz in Mon</li></ul>	<b>i</b> -
Monday, December 10, 1:00 p.m.  Continental Ballroom 4-5		olithic Passive CPM MQW Lasers, M. Wu, Y. Chen, T. Tan bun-Ek, R. Logan and M. Chin, AT&T Bell Laboratories Murray Hill, NJ	
Co-Chairmen: D. Guterman, SunDisk Corporation J. Paterson, Texas Instruments		2:45 p.m. 6.5 Quantum Calculation of the Performance of Travelling Wave	
<ul> <li>1:00 p.m.</li></ul>		Semiconductor Laser Amplifiers for Simultaneous Amplification and Detection, L. Thylen and M. Gustavsson, Ericsson Telecom AB, Stockholm, Sweden, T. Gustafson and I. Kim University of California, Berkeley, CA, and A. Karlsson, Royalnstitute of Technology, Stockholm, Sweden 3:10 p.m.	n n l, l, 141
<ul> <li>1:30 p.m.</li> <li>5.2 Process and Device Technologies for 16Mbit EPROMs with Large-Tilt-Angle Implanted P-Pocket Cell, Y. Ohshima, S Mori, Y. Kaneko, E. Sakagami, K. Yoshikawa, N. Hosokawa Toshiba Corporation, Kawasaki, Japan and N. Arai, Toshiba Microelectronics Corporation, Kawasaki, Japan</li> </ul>	<b>1</b>	6.6 Reliable Operation of Lattice-Mis matched Indium Gallium Arsenide Photodetectors Grown on Silicon Substrates, G. Olsen, K. Woodruff, F. Speer, D. Rodefeld, V. Ban, G. Gasparian, D. Ackley, J. Hladkey, S. Mason and G. Erickson, EPITAXX, Inc., Princeton, NJ; J. Connolly and N. Dinkel, David Sarnoff Research Center, Princeton, NJ and S. Forrest, University of Southern California, Los Angeles, CA	- - '- d
<ul> <li>1:55 p.m.</li> <li>A Novel Method for the Experimental Determination of the Coupling Ratios in Submicron EPROM and Flash EEPROM Cells, R. Bez, E. Camerlenghi, D. Cantarelli, L. Ravazzi and G. Crisenza, SGS-Thomson Microelectronics, Agrate Brianza,</li> </ul>	) [	<ul> <li>3:35 p.m.</li> <li>A High Sensitivity, High Bandwidth In<sub>0.53</sub>Ga<sub>0.47</sub>As/InP Heterojunction Phototransistor, L. Leu, J. Gardner and S. Forrest, University of Southern California, Los Angeles, CA</li> </ul>	- , 149
Italy 2:20 p.m.	99	Session 7: Vacuum Electronics—Vacuum Microelectronics	153
5.4 A 2.3μm² Memory Cell Structure for 16Mb Nand EEPROMs, R. Shirota, R. Nakayama, R. Kirisawa, M. Momodomi, K. Sakui, Y. Itoh, S. Aritome, T. Endoh, F. Hatori and F. Mas-		Monday, December 10, 1:00 p.m.  Continental Ballroom 7-9	200
uoka, Toshiba Corporation, Kawasaki, Japan 2:45 p.m.	103	Co-Chairmen: C. Spindt, SRI International A. Shroff, Thomson Tubes Electronique	
Charge Loss in EPROM due to Ion Generation and Transport in Interlevel Dielectric, G. Crisenza, G. Ghidini, S. Manzini, A. Modelli and M. Tosi, SGS-Thompson Microelectronics, Agrate Brianza, Italy		1:00 p.m. Introduction 1:05 p.m.	
3:10 p.m.  A Reliable Bi-Polarity Write/ Erase Technology in Flash EE-PROMs, S. Aritome, R. Shirota, R. Kirisawa, T. Endoh, R. Nakayama, K. Sakui, and F. Masuoka, Toshiba Corporation,	107	<ul> <li>7.1 RF Amplifiers Based on Vacuum Microelectronic Technology (Invited Paper), R. Parker, Naval Research Laboratory, Washington, DC</li> <li>1:30 p.m.</li> <li>7.2 Novel Silicon-Avalanche Diode as a Direct Moduloted Cath.</li> </ul>	967
Kawasaki, Japan 3:35 p.m.	111	7.2 Novel Silicon-Avalanche Diode as a Direct Modulated Cath- ode with Integrated Planar Electron-Optics, A. Hoeberechts, Philips Research Laboratories, Eindhoven, The Netherlands	155
5.7 A 5 Volt Only 16M Bit Flash EEPROM Cell with a Simple Stacked Gate Structure, N. Ajika, M. Ohi, H. Arima, T. Matsukawa, N. Tsubouchi, Mitsubishi Electric Corporation, Hyogo, Japan	115	<ul> <li>7.3 A Study of Field Emission Microtriodes, C. Holland, A. Rosengreen and C. Spindt, SRI International, Menlo Park, CA</li> <li>2:20 p.m.</li> </ul>	979
<ul> <li>4:00 p.m.</li> <li>A Novel Sublithographic Tunnel Diode Based 5V-Only Flash Memory, M. Gill, R. Cleavelin, S. Lin, M. Middendorf, A. Nguyen, J. Wong, B. Huber, I. D'Arrigo, P. Shah, E. Kougi-</li> </ul>		<ul> <li>Field Emission from Submicron Emitter Arrays, M. Sokolich, E. Adler, R. Longo, D. Goebel and R. Benton, Hughes Aircraft Company, Torrance, CA</li> <li>2:45 p.m.</li> </ul>	159
anos, P. Hefley, G. Santin and G. Naso, <i>Texas Instruments Inc.</i> , <i>Houston</i> , <i>TX</i>	119	7.5 Development Progress Toward the Fabrication of Vacuum Microelectronic Devices Using Conventional Solid Semiconductor Processing, S. Zimmerman, D. Colavito and W. Babie,	
Session 6: Quantum Electronics and Compound Semi- conductors—Optoelectronic Devices	123	1BM, Hopewell Junction, NY 3:10 p.m.	163
Monday, December 10, 1:00 p.m. Continental Ballroom 6		7.6 Porous Silicon Electron-Emitting Source, W. Yue, D. Parker and M. Weichold, Texas A&M University, College Station, TX	167
Co-Chairmen: J. Campbell, University of Texas T. Ikegami, NTT Opto-Electronic Laboratories		<ul> <li>3:35 p.m.</li> <li>1 to 25 GHz Vacuum FET Distributed Amplifier Analysis, H. Warren, E. Chou, T. Wiltsey, F. Wong and N. Luhmann Jr.,</li> </ul>	
:00 p.m. Introduction		University of California, Los Angeles CA	171
<ul> <li>105 p.m.</li> <li>11 Strained Layer Quantum Well Heterostructure Lasers (Invited Paper), J. Coleman, University of Illinois, Urbana, IL</li> </ul>	125	Session 8: Modeling and Simulation—Applied Device/ Circuit Simulation	175
<ul> <li>2 Low Threshold and Low Internal Loss 1.55-μm Strained-Layer Single Quantum Well Lasers, C. Zah, R. Bhat, K. Cheung, N. Andreadakis, S. Menocal, T. Wu, F. Favire, M. Koza, D. Linder, M. Lorent, M</li></ul>	129	Monday, December 10, 1:00 p.m.  Imperial Ballroom  Co-Chairmen: J. Fossum, University of Florida J. Chern, Texas Instruments, Inc.	-
<ul> <li>p.m.</li> <li>A 1.5 μm DFB Laser Array with a 1A° Channel Spacing Set by Monolithically Integrated Heaters, Y. Lo, W. Way, A. Gozdz, P. Lin, R. Bhat, C. Lin and T. Lee, Bellcore, Red Bank, W.</li> </ul>	133	1:00 p.m. Introduction	
	133		

1:05 ¡ <b>8.1</b>	Modeling Advanced Bipolar Devices For High Performance Applications (Invited Paper), R. Knepper, IBM General Technology Division, Hopewell Junction, NY	177	<ul> <li>11:35 a.m.</li> <li>9.7 Stacked-Nitride Oxide Gate MISFET with High Hot-Carrier-Immunity, H. Iwai, H. Momose, T. Morimoto, Y. Ozawa and K. Yamabe, Toshiba Corporation, Kawasaki, Japan</li> <li>23</li> </ul>	35
1:30 p 8.2	D.m.  Bipolar Circuit Reliability Simulation, D. Burnett, T. Horiuchi and C. Hu, <i>University of California, Berkeley, CA</i>	181	Session 10: Device Technology—Advanced Silicide and Innovative Process Technologies 23	39
1:55 p 8.3	Design Issues For Achieving Latchup-Free, Deep Trench-Iso-		Tuesday, December 11, 9:00 a.m.  Grand Ballroom B	
	lated, Bulk, Non-Epitaxial, Submicron CMOS, S. Bhatta- charya, S. Banerjee, J. Lee, A. Tasch and A. Chatterjee, <i>University of Texas, Austin, TX</i>	185	Co-Chairmen: M. Bohr, Intel Corporation M. Ogirima, Hitachi, Ltd.	
2:20 <b>p</b>	o.m.  Gate-Aided Drain to Field Breakdown of High Voltage NMOS  Devices, A. Dumlao, R. Madurawe and T. McFarlane, Na-		9:00 a.m. Introduction 9:05 a.m.	
2:45 µ <b>8.5</b>	tional Semiconductor Corporation, Santa Clara, CA	189	10.1 A TiN Strapped Polysilicon Gate Cobalt Salicide CMOS Process, J. Pfiester, T. Mele, Y. Limb, R. Jones, M. Woo, B. Boeck and C. Gunderson, Motorola Inc., Austin, TX 24	41
3:10 r	<b>Dimensional Interconnect Structures,</b> S. Kumashiro, R. Rohrer and A. Strojwas, <i>Carnegie Mellon University, Pittsburgh, PA</i>	193	<ul> <li>9:30 a.m.</li> <li>10.2 Characterization of Lateral Dopant Diffusion in Silicides, C. Chu, K. Saraswat and S. Wong, Stanford University, Stanford, CA</li> </ul>	<b>1</b> 5
8.6	Effects of the LDD Configuration on Capacitance Characteristics of Submicron MOSFETs, T. Smedes and F. Klaassen, Eindhoven University of Technology, Eindhoven, The Netherlands	197	9:55 a.m.  10.3 New Silicidation Technology by SITOX (Silicidation Through Oxide) and Its Impact on Sub-half Micron MOS Devices, H. Sum, T. Nishihara, Y. Sugano, H. Masuya and M. Takasu,	40
3:35 p <b>8.7</b>	D.m.  Complete Transient Simulation of Flash EEPROM Devices, S. Keeney and A. Mathewson, NMRC, Cork, Ireland, F. Piccinini, M. Morelli, C. Lombardi, R. Bez, D. Cantarelli, and L. Ravazzi, SGS-Thomson Microelectronics, Agrate Brianza, Italy	201	Sony Corporation, Kanagawa, Japan  10:20 a.m.  10.4 A Polycrystalline-Si <sub>x</sub> Ge <sub>1-x</sub> -Gate CMOS Technology, T. King, J. Shott, J. McVittie and K. Saraswat, Stanford University, Stanford, CA and J. Pfiester, Motorola, Inc., Austin, TX  25	
4:00 p <b>8.8</b>	, and the second se	205	<ul> <li>10:45 a.m.</li> <li>10.5 A Deep-Submicron Isolation Technology with T-Shaped Oxide (TSO) Structure, T. Ishijima, E. Ikawa, T. Hamada, Y. Fujimoto and K. Terada, NEC Corporation, Sagamihara, Japan</li> <li>11:10 a.m.</li> </ul>	<b>57</b>
	on 9: Solid State Devices—Advanced CMOS and BiCMOS Devices	209	10.6 Self-Gettering and Proximity Gettering for Buried Layer Formation by MeV Ion Implantation, T. Kuroi, S. Komori, H. Miyatake and K. Tsukamoto, Mitsubishi Electric Corp., Hyogo, Japan 26	51
Grand	ay, December 11, 9:00 a.m. i Ballroom A		Session 11: Detectors, Sensors and Displays—CCDs	_
	hairmen: D. Jackson, Digital Equipmen Corporation M. Taguchi, Fujitsu, Ltd.		and Image Sensors 26	5
9:00 a	.m. Introduction		Tuesday, December 11, 9:00 a.m.  Continental Ballroom 1-3	
9:05 a <b>9.1</b>	.m.  Design Optimization for Deep-Submicron CMOS Devices at Low Temperature Operation, M. Kakumu, D. Peters, H. Liu and K. Chiu, Hewlett Packard Company, Palo Alto, CA	211	Co-Chairmen: J. Bosiers, Philips Research Laboratories C. Stancampiano, Eastman Kodak Company 9:00 a.m. Introduction	
9:30 a <b>9.2</b>	• • • •	215	9:05 a.m.  11.1 A Resistive-Gate Two-Phase 2DEG CCD for III-V IR Detectors, JI. Song, Columbia University, New York, NY and E.R. Fossum, NASA/JPL, Pasadena, CA  26	<b>7</b>
9:55 a <b>9.3</b>	.m. Accurate Characterizaiton of Gate N- Overlapped LDD with the NEW Leff Extraction Method, J. Ida, S. Ishii and F. Ichikawa, Oki Electric Industry Co., Ltd., Hachioji, Japan	219	9:30 a.m.  11.2 Simulation, Design, and Fabrication of Thin-Film Resistive-Gate GaAs Charge Coupled Devices, N. Ula, G. Cooper, C. Davidson, S. Swierkowski and C. Hunt, University of Califor-	
10:20 <b>9.4</b>	a.m.  Dependence of LDD Device Optimization on Stressing Parameters at 77K, M. Song, J. Cable, K. MacWilliams and J. Woo, University of California, Los Angeles, CA	223	nia, Davis CA  9:55 a.m.  11.3 Hg-sensitized Photochemical Vapor Deposition Method Application to Hydrogenated Amorphous Silicon Photoconver-	1
10:45 <b>9.5</b>	a.m. Suppression of Hot Carrier Effects by LGE (Laterally Graded Emitter) Structure in BiCMOS, H. Honda, Y. Ishigaki, K. Higashitani, M. Hatanaka, S. Nagao and N. Tsubouchi, Mit-		sion Layer Overlaid on CCD Imaging Device, H. Nozaki, N. Sakuma, T. Niiyama, H. Ihara, Y. Iida and N. Harada, Toshiba Corporation, Kawasaki, Japan 27: 10:20 a.m.	5
11:10 : <b>9.6</b>	Characterization of Speed and Stability of BiNMOS Gates with a Bipolar and PMOSFET Merged Structure, H. Momose, T.	227	11.4 Design and Implementation of a 3D-LSI Character Recognition Image Sensor, K. Kioi, T. Shinozaki, S. Toyoyama, K. Shirakawa, K. Ohtake and S. Tsuchimoto, Sharp Corporation, Nara, Japan 279	9
	Maeda, K. Inoue, T. Kobayashi, Y. Urakawa and K. Maeguchi, Toshiba Corporation, Kawasaki, Japan	231	<ul> <li>10:45 a.m.</li> <li>11.5 Submicron Spaced Lens Array Process Technology For a High Photosensitivity CCD Image Sensor, Y. Sano, T. Nomura, H. Aoki, S. Terakawa, H. Kodama, T. Aoki and Y. Hiroshima.         Matsushita Electronics Comporation, Kyoto, Japan.     </li> </ul>	1

				/		
11:10 <b>11.6</b>	a.m.  A Large Area 1.3 Megapixel Full-Frame CCD Image Senso with a Lateral-Overflow Drain and a Transparent Gate Electrode, S. Kosman, E. Stevens, J. Cassidy, W. Chang, P. Roselle W. Miller, B. Burkey, T. Lee, G. Hawkins, R. Khosla and M. Mehra, Eastman Kodak Company, Rochester, NY	<b>:-</b> :,	\ ,	13.5 11:10	<b>Devices and Circuits,</b> T. Broekaert and C. Fonstad, <i>Massachusetts Institute of Technology, Cambridge, MA</i> a.m.	33
11:35 11.7	• •	)- 5,		<b>13.6</b> 11:35	Optical Characteristics of Double-Barrier Resonant Tunneling Structures, J. Wu, C. Lee, C. Chang, K. Chang, D. Liou and D. Liu, National Chiao Tung University, Taiwan, Republic of China 5 a.m.	34:
Tueso Conti	ion 12: Integrated Circuits—High Speed Integrated Circuits lay, December 11, 9:00 a.m. nental Ballroom 4-5	d 295	i	13.7	Sequential vs. Coherent Tunneling in Double-Barrier Diodes Investigated by Differential Absorption Spectroscopy, T. Woodward, D. Chemla and H. Barranger, AT&T Bell Laboratories, Holmdel, NJ and I. Bar-Joseph, Weizmann Institute of Science, Rehovot, Israel, and D. Sivco and A. Cho, AT&T Bell Laboratories, Murray Hill, NJ	
9:00 a				Ses	sion 14: Modeling and Simulation—Advanced Phys- ical Device Models	34'
9:05 a	Introduction n.m.				day, December 11, 9:00 a.m.	
12.1	Sub-30ps ECL Circuits Using High-fT Si and SiGe Epitaxia Base SEEW Transistors, J. Burghartz, J. Comfort, G. Patton J. Cressler, B. Meyerson, J. Stork, J. Sun, G. Scilla, J. War				inental Ballroom 7-9 Chairmen: M. Fukuma, NEC Corporation B. Meinerzhagen, University of Aachen	
0.20	nock, B. Ginsberg, K. Jenkins, K. Toh, D. Harame and S Mader, <i>IBM</i> , <i>Yorktown Heights</i> , <i>NY</i>	297		9:00	a.m. Introduction	
9:30 a 12.2 9:55 a	<b>35 GHz/35 psec ECL PNP Technology,</b> J. Warnock, P. Lu, J. Cressler, K. Jenkins and J. Sun, <i>IBM, Yorktown Heights, NY</i> .m.	301		9:05 <b>14.1</b>	Unified Generation Model with Donor and Acceptor-Type Trap States for Heavily Doped Silicon, S. Voldman, T. Linton, J. Johnson and S. Titcomb, IBM General Technology Division.	
12.3	A 36GHz 1/8 Frequency Divider with GaAs BP-MESFETs, S. Nishi, H. Tsuji, H. Fujishiro, M. Shikata, K. Tanaka, Oki Electric Industry Co., Ltd., Tokyo, Japan	305		9:30 <b>14.2</b>	An Efficient Non-Parabolic Fomulation of the Hydrodynamic	349
10:20 : <b>12.4</b>	a.m. A 11.7 GHz 1/8-Divider Using 43 GHz Si High Speed Bipolar Transistor with Photoepitaxially Grown Ultra-Thin Base, T. Yamazaki, I. Namura, H. Goto, A. Tahara and T. Ito, Fujitsu Laboratories Ltd., Atsugi, Japan			9:55 a <b>14.3</b>	Model for Silicon Device Simulation, T. Bordelon, X. Wang, C. Maziar and A. Tasch, The University of Texas, Austin, TX a.m.  A Unified Mobility Model for Device Simulation, D. Klaassen, Philips Research Laboratories, Eindhoven, The Netherlands	353
10:45 a <b>12.5</b>				10:20 <b>14.4</b>		361
	A Wide-Margin, Multiple-Fan-In NOR Gate for Josephson Decoder, P. Yuh, Hypres, Inc., Elmsford, NY	317	7	10:45 <b>14.5</b>		365
	on 13: Quantum Electronics and Compound Semiconducors—Novel Electronic Devices	321		11:10 <b>14.6</b>	a.m. New Concept of Collector Design for 0.35 µm BiCMOS Driver	-00
Contin	y, December 11, 9:00 a.m. ental Ballroom 6 airmen: M. Stroscio, ARO				Based on a Base Pushout Model in the Presence of Velocity Overshoot, T. Fuse, T. Hamasaki, K. Matsuzawa, and S. Watanabe, Toshiba Corporation, Kawasaki, Japan	369
co-cm	CE. Zah, Bellcore			Sessi	on 15: Solid State Devices—Novel Device Struc-	
9:00 a.:	m. Introduction			50501	tures	373
0:05 a.i	Microwave Performance of InGaAs/InAlAs Charge Injection			Grana	ay, December 11, 2:15 p.m. 1 Ballroom A	
	<b>Transistors,</b> P. Mensz, H. Schumacher, P. Garbinski, A. Cho, D. Sivco and S. Luryi, <i>AT&amp;T Bell Laboratories, Murray Hill, NJ</i>	323		<i>Со-Сн</i> 2:15 р	JP. Colinge, IMEC	
:30 a.ı		323		•	Introduction	
	Optoelectronic Pulse Generation and Detection of 80 GBITS/5, Train, C. Shu, X. Zhang, E. Yang and D. Auston, Columbia University, New York, NY n.	327		2:20 p <b>15.1</b>	Ultra High Hole Mobility In Strain-Controlled Si-Ge Modulation-Doped FET, E. Murakami, K. Nakagawa, H. Etoh, A. Nichida and M. Mirra, Wischida and M. Mirra, Wis	375
3.3 I I I	improvements in the Heteroepitaxy of GaAs on Si by Incorporating a ZnSe Buffer Layer, M. Lee, R. Horng, D. Wuu and P. Chen, National Sun Yat-Sen University, Taiwan, Republic of China	331		2:45 p. <b>15.2</b>	m.  A Si/SiGe Heterojunction Bipolar Transistor with Undoped SiGe Spacer for Cryo-BiCMOS Circuits, T. Yamazaki, K. Imai, T. Tashiro, T. Tatsumi, T. Niino and M. Nakamae. NEC Cor-	<i>313</i>
ŀ	Criteria for One-Dimensional Transport in Split-Gate Field- Effect Transistors, C. Eugster, J. del Alamo, P. Belk and M.			3:10 p.	poration, Kanagawa, Japan	379
F	Rooks, Massachusetts Institute of Technology, Cambridge, MA	335			Iniversity Princeton VI	383

			,		
3:35 p 15.4	Si Resonance Transport Device, E. Takeda, H. Matsuoka T. Yoshimura and T. Ichiguchi, <i>Hitachi Ltd.</i> , <i>Tokyo</i> , <i>Japan</i>	387	V	.m. Transient and Steady-State Monte-Carlo Simulation of the Effects of Junction Grading on Carrier Transport in InAlAs/InGaAs HBTs, J. Hu, D. Pavlidis and K. Tomizawa, The Uni-	
4:00 p 15.5	o.m. A Novel Source-to-Drain Nonuniformly Doped Channel (NUDC) MOS-FET for High Current Drivability and Thresh-			versity of Michigan, Ann Arbor, MI	439
	old Voltage Controlability, Y. Okumura, M. Shirahata, T. Okudaira, A. Hachisuka, H. Arima, T. Matsukawa and N. Tsubouchi, Mitsubishi Electric Corporation, Hyogo, Japan	391	17.3	Monte Carlo Simulation of Gunn Domain Dynamics in Power GaAs MESFETs with a Recessed Gate Structure, M. Kuzuhara, T. Itoh and K. Hess, NEC Corporation, Kawasaki, Japan	
4:25 p <b>15.6</b>	A Novel CMOS-Compatible Lateral Bipolar Transistor for High-Speed BICMOS LSI, A. Tamba, T. Someya, T. Sakagami, N. Akiyama and Y. Kobayashi, <i>Hitachi Ltd.</i> , <i>Ibaraki</i> , <i>Japan</i>	395		MOSFET Hot Electron Gate Current Calculation by Combining Energy Transport Method with Monte Carlo Simulation, S-L. Wang, N. Goldsman, L. Henrickson and J. Frey, University of Maryland, College Park, MD	447
4:50 p	•		4:00 p.		
15.7	Analysis of Submicron Double-Gated Polysilicon MOS Thin Film Transistors, A. Adan, S. Ono, H. Shibayama and R. Miyake, SHARP Corporation, Nara, Japan	399	17.5	Efficient Non-Local Modeling of the Electron Energy Distribution in Sub-Micron MOSFETs, C. Fiegna, F. Venturi, E. Sangiorgi and B. Ricco, <i>University of Bologna, Bologna, Italy</i>	
	ion 16: Device Technology—Advanced Surface Preparation in Thin Dielectric Technologies	403	17.6	Hot-Holes Generation and Transport in n-MOSFETs: A Monte Carlo Investigation, F. Venturi, C. Fiegna, A. Abramo, E. Sangiorgi and B. Ricco, University of Bolgna, Bologna, Italy	455
Grand	ay, December 11, 2:15 p.m. i Ballroom B		4:50 p.		
	hairmen: K. Hashimoto, Toshiba Corporation T. Russell, NIST		/	dation of Submicron MOSFETs, S. Sugino, Z. Yu, F. Venturi and R.W. Dutton, Stanford University, Stanford, CA	459
2:15 p	Introduction	_	VI .	The Impact of Non-Equilibrium Transport on Breakdown and	
2:20 p <b>16.1</b>	Enhanced Degradation of Oxide Breakdown in the Peripheral Region by Metallic Contamination, H. Uchida, I. Aikawa, N. Hirashita and T. Ajioka, Oki Electric Industry Co., Ltd., To-	40.5		<b>Transit Time in Bipolar Transistors,</b> E. Crabbe, J. Stork, G. Baccarani, M. Fischetti and S. Laux, <i>IBM, Yorktown Heights, NY</i>	463
_	kyo, Japan	405	Sessio	on 18: Integrated Circuits—SRAM/BiCMOS Tech-	
2:45 p <b>16.2</b>	Dry Cleaning Procedure for Silicon IC Fabrication, J. Ruzyllo and D. Frystak, Penn State University, University, PA, R. Bowling, Texas Instruments, Dallas, TX	409	Tuesda	nology y, December 11, 2:15 p.m. ental Ballroom 4-5	467
3:10 p <b>16.3</b>	<del>-</del>	413	2:15 p.	airmen: T. Dellin, Sandia National Laboratories R. de Werdt, Philips Research Laboratory m. Introduction	
3:35 p <b>16.4</b>	•	44.5	2:20 p.		
4:00 p	Moazzami and C. Hu, University of California, Berkeley, CA, and W. Shepherd, National Semiconductor, Santa Clara, CA	417		SRAMs (Invited Paper), S. Ikeda, S. Hashiba, I. Kuramoto, H. Katoh, S. Ariga, T. Yamanaka, T. Hashimoto, N. Hashimoto and S. Meguro, <i>Hitachi, Ltd., Tokyo, Japan</i>	469
16.5	Electrical and Reliability Characteristics of Ultrathin Oxynitride Gate Dielectric Prepared by Rapid Thermal Processing in $N_2O$ , H. Hwang, W. Ting, D. Kwong and J. Lee, <i>University of Texas, Austin, TX</i>	421	2:45 p. <b>18.2</b>	m. A 25 μm² Bulk Full CMOS SRAM Cell Techonology with Fully Overlapping Contacts, R. Verhaar, R. Augur, C. Aussems, L. de Bruin, F. Op den Buijsh, L. Dingen, T. Geuns, W. Haver-	
4:25 p <b>16.6</b>	High Performance Dual-gate Sub-halfmicron CMOSFETs with 6 nm-thick Nitrided SiO <sub>2</sub> Films Formed in an N <sub>2</sub> O Ambient, A. Uchiyama, H. Fukuda, T. Hayashi, T. Iwabuchi and		(	mans, A. Montree, P. van der Plas, H. Pomp, M. Vertregt, R. de Werdt, N. Wils and P. Woerlee, <i>Philips Research Laboratories, Eindhoven, The Netherlands</i> m.	473
4:50 p <b>16.7</b>	Effects of Boron Penetration and Resultant Limitations in Ul-	425	<u>\$</u>	A 5.9 μm² Super Low Power SRAM Cell Using A New Phase- Shift Lithography, T. Yamanaka, N. Hasegawa, T. Tanaka, K. Ishibasi, T. Hashimoto, A. Shimizu, N. Hashimoto, D. Sasaki, T. Nishida and E. Tollada. Historical Hashimoto, D. Sasaki, T. Nishida and E. Tollada.	
	tra Thin Pure-Oxide and Nitrided-Oxide Gate-Films, T. Morimoto, H. Momose, Y. Ozawa, K. Yamabe and H. Iwai, <i>Toshiba Corporation, Kawasaki, Japan</i>	429	3:35 p.i	A High Performance 0.5µm BiCMOS Triple Polysilicon Tech-	477
Sessi	on 17: Modeling and Simulation—Monte Carlo Simulation	433	1	nology for 4Mb Fast SRAMs, T. Mele, J. Hayden, F. Walczyk, M. Lien, Y. See, D. Denning, S. Cosentino and A. Perera, Motorola, Inc., Austin, TX	481
	ny, December 11, 2:15 p.m.  nental Ballroom 1-3		4:00 p.r <b>18.5</b> I	Process Design for Merged Complementary BiCMOS, N. Rov-	
Co-Ch	airmen: D. Frank, IBM T. J. Watson Research Center C. Maziar, University of Texas		S	edo, S. Ogura, J. Acocella, K. Barnes, A. Dally, T. Yanagisawa, C. Ng, J. Burkhardt, E. Valsamakis, J. Hamers, T. Buti and C. Richwine, <i>IBM</i> , <i>Hopewell Junction</i> , <i>NY</i>	485
2:15 p.	Introduction		4:25 p.r <b>18.6</b>	n. Low Voltage Performance of an Advanced CMOS/BiCMOS	-
2: <b>2</b> 0 p. <b>17.1</b>	m.		1	fechnology Featuring 18GHz Bipolar fT and Sub-70ps CMOS	
•	Overshoot in Transient and Steadystate GaAs, InP, Ga,47In,53As and InAs Bipolar Transistors, S. Tiwari, M. Fischetti and S. Laux, IBM, Yorktown Heights, NY	435	,	Gate Delays, M. El-Diwany, M. Brassington, R. Razouk, P. v. Wijnen and V. Akylas, Signetics, Sunnyvale, CA	489

4:50   <b>18.7</b>	p.m.  HSST/BiCMOS Technology with 26ps ECL and 45ps 2V  CMOS Inverter, S. Konaka, T. Kobayashi, T. Matsuda, M.  Ugajin, K. Imai and T. Sakai, NTT Advanced Fabrication Technology Lab., Kanagawa, Japan		4:25 p <b>20.6</b>	Experimental Result Magnetrons for Acc	ts of Power Combining and Phase-Locelerator Applications, L. Zurk, T. Transen, J. Barry, D. Jenkins and G. Thomac. Beverly, MA	eado,
Sess	ion 19: Quantum Electronics and Compound Semi- conductors—Compound Semiconductor FETs		4:50 p <b>20.7</b>	.m. Millimeter Wave Hi	gh Gain CFA, G. MacMaster and L npany, Waltham, MA	
	lay, December 11, 2:15 p.m.		Sessi	on 21: Evening P	anel Discussion	545
	hairmen: T. Mimura, Fujitsu Research Laboratories			ay, December 11, 8:00		34,
2 15	H. Kondoh, Hewlett Packard			tental Ballroom 1-4	-1	
2:15 p	Introduction		runei	Moderator: Dan Hut VLSI Re	search	
2:20 <b>;</b> <b>19.1</b>	D.m.  Fabrication of 80 a nm Self-Aligned T-Gate AlInAs/GaInAs  HEMT, L. Nguyen, L. Jelloian, M. Thompson and M. Lui,  Hughes Aircraft Company, Malibu, CA	499	COST	San Jose LOW-VOLUME SU EFFECTIVE IN TH Members:	BMICRON MANUFACTURING B	E
2:45 p 1912	0.2µm T-Shaped Gate 2DEGFETs with an (InAs)(GaAs) Short Period Superlattice Channel on a GaAs Substrate, K. Onda, H. Toyoshima, E. Mizuki, N. Samoto, Y. Makino, M.		M. K. Cypres		T. Kubota NEC Electronics Roseville, CA	
3:10 p	Kuzuhara, and T. Itoh, NEC Corporation, Kawasaki, Japan	503	S. Em		G. Stouder	
19.3	Short-Gate-Length Epitaxial-Channel Self-Aligned GaAs MESFETs with Very Large k-factor, T. Jackson, G. Pepper, J.		Fujitsi Kawas	aki, Japan	Motorola, Inc. Austin, TX	
	DeGelormo and T. Kuech, IBM T.J. Watson Research Center, Yorktown Heights, NY	507	R. F. O Novell	Graham us	D. Toombs Sematech	
3:35 p <b>19.4</b> 4:00 p	Possible Scaling Limit of Ion-Implanted GaAs MESFET for Large-Scale Integrated Circuits, M. Hirose and N. Uchitomi, Toshiba Corporation, Kawasaki, Japan	511	C. J. Phillip	se, CA Koomen s sum, The Netherlands	Austin, TX	
19.5	<b>High Performance GaSb-P-Channel MODFETs,</b> L. Luo, K. Longenbach and W. Wang, <i>Columbia University, New York, NY</i>	515	Sessi	on 22: Evening P	anel Discussion	547
4:25 p <b>19.6</b>	Complementary III-V Heterostructure FETs for Low Power Integrated Circuits, A. Akinwande, P. Ruden, D. Grider, J. Nohava, T. Nohava, P. Joslyn and J. Breezley, <i>Honeywell Inc.</i> , <i>Bloomington</i> , <i>MN</i>			y, December 11, 8:00 ental Ballroom 5	p.m.	
		983	Panel 1	Moderator: Yoichi Ak Mitsubish Itami-si, J	i Electric Corporation	
Sessi	on 20: Vacuum Electronics—Crossed-Field De-		SILICO	ON ON INSULATOR	R—IS IT REAL?	
Tuesda	vices  ay, December 11, 2:15 p.m.	519	Panel 1	Members:		
Contin	nental Ballroom 7-9		A.J. A Leti	uberton-Herve	K. Izumi NTT	
	nairmen: G. Thomas, Varian Associates R. Abrams, Naval Research Laboratories			ole, France	Atsugi, Japan	
2:15 p.	m. Introduction		M. Bui Motoro		K. Natori Toshiba	
2:20 p	.m.		Mesa,	AZ	Kawasaki, Japan	
	Computer Simulations of Re-Entrant Crossed-Field Amplifiers, D. Chernin and A. Drobot, Science Applications International Corporation, McLean, VA	521	J. P. Co IMEC	olinge	Y. Nishi Hewlett Packard	
2:45 p.	m.		Leuven	, Belgium	Palo Alto, CA	
	Simulations of Crossed-Field Amplifier Operation Using Guiding Center Dynamics (Invited Paper), S. Riyopoulos, Science Applications International Corporation, McLean, VA	52 <i>5</i>		n 23: Evening Pa		549
3:10 p.	m.	525		y, December 11, 8:00 pental Ballroom 6-9	p.m.	
	Methods for Enhancing Low Noise CFA Performance, N. Dionne, W. Griffin and W. Smith, Raytheon Company, Waltham, MA	529	Panel M		Il Laboratories	
3:35 p.	m.	J <b>.</b> ,		Holmdel, I	NJ	
	Rotary Probe Measurements of a Crossed-Field Amplifier Slow Wave Circuit, W. Best and T. Treado, Varian Associates, Beverly, MA	533				
	V1	000				

537

4:00 p.m.

20.5 Measurements of Electron-RF Interactions and Noise in a Low Frequency Crossed-Field Amplifier, J. Browning, C. Chan, J. Ye and T. Ruden, Northeastern University, Boston, MA

THE FUTURE OF OPTICAL AND ELECTRONIC COMPUTING		9:30 a.m.  25.2 Fabrication of CMOS on Ultrathin SOI Obtained by Epitaxial Lateral Overgrowth and Chemical-Mechanical Polishing, G.	
Panel Members:  1. L. Hennessy D. A. B. Miller Stanford University AT&T Bell Laboratories Stanford, CA Holmdel, NJ		Shahidi, B. Davari, Y. Taur, J. Warnock, M. Wordeman, S. Mader, P. McFarland, M. Rodriguez, R. Assenza, G. Bronner, B. Ginzberg, T. Lii, M. Polcari and T. Ning, <i>IBM T. J. Watson</i>	587
R. W. Keyes A. Sawchuck USC Yorktown Heights, NY Los Angeles, CA		<ul> <li>9:55 a.m.</li> <li>25.3 Structure Design for Submicron MOSFET on Ultra Thin SOI, Y. Yamaguchi, T. Iwamatsu, H. Oda, Y. Inoue, T. Nishimura, Y. Akasaka, Mitsubishi Electric Corporation, Itami, Japan</li> </ul>	591
H. T. Kung Carnegie Melon University Pittsburgh, PA		<ul> <li>10:20 a.m.</li> <li>25.4 Silicon-on-Insulator "Gate-All-Around Device," J-P. Colinge, M. Gao, A. Romano-Rodriguez, H. Maes and C. Claeys, IMEC, Leuven, Belgium</li> </ul>	595
Session 24: Solid State Devices—Hot-Carrier Effects and Reliability Wednesday, December 12, 9:00 a.m.	551	<ul> <li>10:45 a.m.</li> <li>25.5 4-Layer 3-D IC Technologies for Parallel Signal Processing, K. Yamazaki, Y. Itoh, A. Wada, K. Morimoto and Y. Tomita, Matsushita Electric Industrial Co., Ltd., Osaka, Japan</li> </ul>	599
Co-Chairmen: T-Y. Huang, Xerox PARC  K. Natori, Toshiba Corporation  2:00 a.m.  Introduction		<ul> <li>11:10 a.m.</li> <li>25.6 Epitaxial-Base Double-Poly Self-Aligned Bipolar Transisors,</li> <li>E. Ganin, T. Chen, J. Stork, B. Meyerson, J. Cressler, G. Scilla, J. Warnock, D. Harame, G. Patton and T. Ning, IBM,</li> </ul>	603
2:05 a.m.  24.1 The Effects of Hot-Electron Degradation on Analog MOSFET Performance, J. Chung, K. Quader, C. Sodini, P. Ko and C. Hu, University of California, Berkeley, CA	553	<ul> <li>11:35 a.m.</li> <li>25.7 A "Self-Aligned" Selective MBE Technology for High-Performance Bipolar Transistors, F. Sato, H. Takemura, T. Tashiro, H. Hirayama, M. Hiroi, K. Koyama and M. Nakamae, NEC Corporation, Kanagawa, Japan</li> </ul>	607
<ul> <li>2:30 a.m.</li> <li>24.2 Roles of Oxide Trapped Charge and Generated Interface States on GIDL Under Hot-Carrier Stressing, G. Lo and D. Kwong, The University of Texas at Austin, Austin, TX</li> </ul>	557	Session 26: Detectors, Sensors and Displays—Sensors, Actuators and Detectors	611
<ul> <li>2:55 a.m.</li> <li>A New Monitor to Predict Hot-Carrier Damage of PMOST Transistors, R. Woltjer and G. Paulzen, Philips Reseach Laboratories, Eindhoven, The Netherlands</li> </ul>		Wednesday, December 12, 9:00 a.m.  Continental Ballroom 1-3  Co-Chairman: R. Bicking, Honeywell L. Chrisel, Nova Sensor	
<ul> <li>0:20 a.m.</li> <li>4.4 Gate-Oxide Thickness Dependence of Hot-Carrier Induced Degradation in Buried p-MOSFETs, S. Odanaka and A. Hi-</li> </ul>		9:00 a.m. Introduction 9:05 a.m.	
roki, Matsushita Electric Industrial Company, Osaka, Japan 0:45 a.m.  4.5 Hot Carrier Reliability in Deep Submicrometer MOSFETs, H. Hazama, M. Iwase and S. Takagi, Toshiba Corporation, Ka-	565	26.1 Microstructure Sensors (Invited Paper), H. Guckel, T. Christenson, K. Skrobis, J. Sniegowski, J. Kang, B. Choi and E. Lovell, University of Wisconsin, Madison, WI	513
wasaki, Japan 1:10 a.m. 4.6 AC Hot-Carrier Degradation due to Gate-Pulse-Induced	569		617
Noise, R. Izawa, K. Umeda and E. Takeda, Hitachi, Ltd., Tokyo, Japan  1:35 a.m.  4.7 Lucky Hole Injection Induced by Band-to-Band Tunneling	573	<ul> <li>9:55 a.m.</li> <li>26.3 Interfacial Force Sensor with Force-Feedback Control, S. Joyce, J. Houston and B.K. Smith, Sandia National Laboratories, Albuquerque, NM</li> </ul>	521
<b>Leakage in Stacked Gate Transistors,</b> K. Yoshikawa, S. Mori, E. Sakagami, Y. Ohshima, Y. Kaneko and N. Arai, <i>Toshiba Corporation, Kawasaki, Japan</i>	577	•	25
Session 25: Device Technology—Silicon on Insulator and Advanced Bipolar Technologies Vednesday, December 12, 9:00 a.m.	581	<ul> <li>10:45 a.m.</li> <li>26.5 Surface-Micromachined Linear Thermal Microactuators, J. Judy, T. Tamagawa and D. Polla, University of Minnesota, Minneapolis, MN</li> </ul>	29
Co-Chairmen: A. Nasr, Digital Equipment Company J. Ruzyllo, Pennsylvania State University :00 a.m.		<ul> <li>11:10 a.m.</li> <li>26.6 New Position-Sensitive Avalanche Photodiode with Single Photon Sensitivity and Picosecond Resolution, G. Ripamonti, S. Cova, M. Ghioni, M. Mastrapasqua, and F. Giannetta, Pol-</li> </ul>	
<ul> <li>Introduction</li> <li>:05 a.m.</li> <li>5.1 A Half-Micron CMOS Technology using Ultra Thin Silicon on Insulator, P. Woerlee, C. Juffermans, H. Lifka, W. Manders, F. Lansink, G. Paulzen, P. Sheridan and A. Walker, <i>Philips Re-</i></li> </ul>		<ul> <li>11:35 a.m.</li> <li>26.7 Integrated Waveguide Photodetector Using Si/SiGe Multiple Quantum Wells for Long Wavelength Applications, V. Kesan, P. May, E. Bassous and S. Iyer, IBM Research Division, York-</li> </ul>	33
search Laboratories, Eindhoven, The Netherlands	583	<ul> <li>12:00 p.m.</li> <li>26.8 A Novel Si-Based LWIR Detector: "The SiGe/Si Heterojunction Internal Photoemission Detector", T. Lin, E. Jones, A. Ksendzov, S. Dejewski, R. Fathauer, T. Krabach and J. Mas-</li> </ul>	37 41

Wed Con	nesday, December 12, 9:00 a.m. tinenal Ballroom 4-5 Chairmen: C. Dennison, Micron Technology Inc.	645	11:35 a <b>28.7</b>	a.m. Integrated Multiquantum Well Heterojunction Bipolar Transistors for Optical Switching and Thresholding Application (Invited Paper), P. Bhattacharya, J. Singh, S. Goswami, W.Q. Li and S-C. Hong, The University of Michigan, Ann Arbor, M.	is ).
9:00	B. Yeargain, Motorola Inc. a.m. Introduction		Sessi	on 29: Vacuum Electronics—Gyrotrons and Other	r
9:05			*** 1	Advanced Concepts	69
27.1	Process Integration for 64M DRAM Using an Asymmetrical Stacked Trench Capacitor (AST) Cell, K. Sunouchi, F. Horiguchi, A. Nitayama, K. Hieda, H. Takato, N. Okabe, T. Yamada, T. Ozaki, K. Hashimoto, S. Takedai, A. Yagishita, Y. Takahashi, A. Kumagae and F. Masuoka, Toshiba Corporation,	•	Contin	esday, December 12, 9:00 a.m.  nental Ballroom 7-9  nairmen: V. Granatstein, University of Maryland  N. Luhmann, University of California, Los Angeles	
0.20	Kawasaki, Japan	647		Introduction	
9:30 <b>27.2</b>	a.m.  A Novel Stacked Capacitor Cell with Dual Cell Plate for 64  Mb DRAMs, H. Arima, A. Hachisuka, T. Ogawa, T. Okudaira, Y. Okumura, Y. Matsui, K. Motonami, T. Matsukawa and N. Tsubouchi, Mitsubishi Electric Corporation, Hyogo, Japan			Recent Developments in Millimeter-Wave Gyro-TWT Research at NTHU (Invited Paper), K. Chu, L. Barnett, W. Lau. L. Chang and C. Kou, National Tsing Hua University, Hsinchu, Taiwan	,
9:55	•	031	9:30 a. <b>29.2</b>		
27.3	A Capacitor Over Bit-Line (COB) Cell with A Hemispherical-Grain Storage Node for 64Mb DRAMs, M. Sakao, N. Kasai, T. Ishijima, E. Ikawa, H. Watanabe, K. Terada and T. Kikkawa, NEC Corporation, Kanagawa, Japan			Gain Broadening in an Inhomogeneous Gyrotron Traveling Wave Amplifier, G. Park and S. Park, Omega P, Inc., New Haven, CT, R. Kyser, BK Systems, Inc., Rockville, MD, and C. Armstrong and A. Ganguly, Naval Research Laboratory, Washington, DC	i
10:20 <b>27.4</b>	Rugged Surface Poly-Si Electrode and Low Temperature Deposited Si3N4 for 64MBT and Beyond STC DRAM Cell, M. Yoshimaru, J. Miyano, N. Inoue, A. Sakamoto, S. You, H. Tamura and M. Ino, Oki Electric Industry Co., Ltd., Tokyo,			Negative Energy Cyclotron Resonance Maser, E. Lednum, D. McDermott, A. Lin and N. Luhmann, Jr., University of California, Los Angeles, CA	707
10:45	Japan a m	659	29.4	Dielectric Loaded Broadband Gyro-TWT, K. Leou, D.	
27.5	Electrical Characterization of Textured Interpoly Capacitors			McDermott and N. Luhmann, Jr., University of California, Los Angeles, CA	711
	for Advanced Stacked DRAMs, P. Fazan and A. Ditali, Micron Technology Inc., Boise, ID	663	10:45 a <b>29.5</b>	.m. Pulsed Microwave and Millimeter Wavelength Radiation from	
Sess	ion 28: Quantum Electronics and Compound Semi- conductors—Heterojunction Bipolar Transistors	667	1	the Back-Lighted Thyratron, R. Liou, H. Figueroa, A. Mc- Curdy, G. Kirkman-Amemiya, R. Temkin, H. Fetterman and M. Gundersen, <i>University of Southern California, Los Angeles</i> ,	
	esday, December 12, 9:00 a.m. nental Ballroom 6		•	CA	715
	hairmen: S. Forrest, University of Southern California		11:10 a. <b>29.6</b>	A Comparison of Different Approaches to Using the New	
9:00 a	P. Ruden, University of Minnesota n.m. Introduction		S	High T <sub>c</sub> Superconductors for Microwave Tube Magnets, C. Shiffman and C.D. Wu, Northeastern University, Boston, MA and G. Thomas, Varian Associates, Inc., Beverly, MA	719
9:05 a	ı. <b>m</b> .		11:35 a.	m.	
	Comparison of PNP AlGaAs/GaAs Heterojunction Bipolar Transistor with and without Base Quasielectric Field, W. Liu, D. Hill, D. Costa and J. Harris, Jr., Stanford University, Stanford, CA	669	li k	Measurements of the Inverse Smith-Purcell Effect at Submilimeter Wavelengths, J. Bae, H. Shirai, T. Nishida, T. Nozocido, K. Furuya and K. Mizuno, Tohoku University, Sendai, Japan	723
9:30 a <b>28.2</b>	.m. Current Induced Degradation of Be-doped AlGaAs/GaAs		Session	n 30: Modeling and Simulation—Process Model-	
	HBTs and Its Suppression by Zn Diffusion into Extrinsic Base		i	ng	727
	Layer, O. Nakajima, H. Ito, T. Nittono, and K. Nagata, NTT LSI Laboratories, Kanagawa, Japan	673		day, December 12, 9:00 a.m. I Ballroom A	
9:55 a <b>28.3</b>	.m. High-Gain, High-Speed InGaAs/InP Heterojunction Bipolar Transistors, C. Kyono, P. Cheung, C. Pinzone, N. Gerrard, T. Bustami, C. Maziar, D. Neikirk and R. Dupuis, <i>The University of Texas at Austin, Austin, TX</i>	677	9:00 a.m	irmen: C. Rafferty, AT&T Bell Laboratories L. Borucki, Motorola Inc.  n.  ntroduction	
10:20	a.m.	0//	9:05 a.m <b>30.1</b> In		
28.4	InAlAs/InGaAs HBTs Using Magnesium P-type Dopant, A. Miura, T. Yakihara, S. Uchida and S. Oka, Yokogawa Electric		C	mpurity and Point Defect Redistribution in the Presence of Crystal Defects (Invited Paper), M. Orlowski, Motorola Inc., Justin, TX	<b>720</b>
10:45 a		681	9:30 a.m		729
28.5 11:10 a	256 bit Parallel XOR Gate Operating with Optical Input and Output, K. Matsuda, H. Adachi, T. Chino and J. Shibata, Matsushita Electric Industrial Company, Ltd., Osaka, Japanm.	685	tie zu	on-equilibrium Diffusion Process Modeling Based on Three- bimensional Simulator and a Regulated Point-Defect Injec- on Experiment, T. Okada, S. Kambayashi, S. Onga, I. Mi- ashima, K. Yamabe and J. Matsunaga, Toshiba Corporation, Sawasaki, Japan	722
28.6	Models and Measurements of Hg, Cd <sub>1.x</sub> Te Heterojunction Transistors, M. Jack, G. Chapman, M. Kalisher, K. Kosai, J.		9:55 a.m		733
	Myrosznyk, W. Radford and M. Ray, Santa Barabara Research Center, Goleta, CA, O. Wu, Malibu Research Laboratories,	689	30.3 M	<b>Indeling of Polysilicon Diffusion Sources,</b> F. Lau, Siemens G, Munich, FRG	737

10:20	a.m.		2:00 p.m.
30.4	Viscous Nitride Model for Nitride/Oxide Isolation Structures, P. Griffin, Stanford University, Stanford, CA, and C. Rafferty, AT&T Bell Laboratories, Murray Hill, NJ		32.2 Characterization and Modeling of the Temperature Dependence of Lateral DMOS Transistors for High Temperature Applications of Power Integrated Circuits, G. Dolny, G. Nos-
10:45 <b>30.5</b>	a.m.  Monte Carlo Simulation of Ion Implantation into Single-Crys-		trand, David Sarnoff Research Center, Princeton, NJ, and K. Hill, General Electric, Binghamton, NY
	tal Silicon Including New Models for Electronic Stopping and Cumulative Damage, K. Klein, C. Park and A. Tasch, <i>University of Texas, Austin, TX</i>		<ul> <li>2:25 p.m.</li> <li>32.3 Optimum Low-Voltage Silicon Power Switches Fabricated Using Scaled Trench MOS Technology, K. Shenai, W. Hennessy,</li> </ul>
11:10 <b>30.6</b>	a.m.  Simulation and Experimental Study of the Dynamics of Ar- senic Clustering and Precipitation Including Ramp-Up and		M. Ghezzo, C. Korman, H. Chang, M. Adler and V. Temple, General Electric, Schenectady, NY 7 2:50 p.m.
11:35	Ramp-Down Conditions, R. Subrahmanyan, M. Orlowski and G. Huffman, <i>Motorola Inc.</i> , <i>Austin</i> , <i>TX</i>		32.4 Method of Internal Overvoltage Protection and Current Limit for a Lateral PNP Transistor Formed by Poly Self-Aligned Emitter and Base, With Extended Collector, M. Masquelier
30.7	Evidence and Modeling of Anomalous Low Concentration Arsenic Inactivation, L. Borucki, <i>Motorola Inc.</i> , <i>Mesa</i> , AZ	753	and D. Okada, Motorola Inc., Phoeniz, AZ  3:15 p.m.
Sess	ion 31: Modeling and Simulation—Quantum Trans-		32.5 1000 and 1500 Volts Planar Devices Using Field Plate and Semi-Resistive Layers: Design and Fabrication, G. Charitat, D. Jaume, A. Peyre-Lavigne and P. Rossel, Labora-
	port nesday, December 12, 9:00 a.m. rial Ballroom B	757	toire d'Automatique et d'Analyse des Systemes, Toulouse Cedex, France.
Co-C	hairmen: F. Buot, Naval Research Laboratories T. Toyabe, University of California, Berkeley		3:40 p.m.  32.6 A 2000 V-Non-Punch-Through-IGBT with Dynamic Properties like a 1000 V-IGBT, T. Laska and G. Miller, Siemens AG,
9:00 a	a.m. Introduction		Munich, FRG 8 4:05 p.m.
9:05 a <b>31.1</b>	a.m.  Bandgap Narrowing and III-V Heterostructure FETs, D.  Myers, J. Lott, J. Lowney, J. Klem and C. Tigges, Sandia National Laboratories, Albuquerque, NM	759	32.7 Turn-On Mechanism of 2500V MOS Assisted Gate Triggered Thyristor (MAGT), A. Nakagawa, H. Yoshida and Y. Kamei, Toshiba Research & Development Center, Kawasaki, Japan 8
9:30 a	n.m.		Session 33: Device Technology—Advanced Photolith-
#. <del>1</del>	Advanced Electron Mobility Model of MOS Inversion Layer Considering 2D-degenerated Electron Gas Physics, M. Ishizaka, T. Iizuka, S. Ohi, M. Fukuma and H. Mikoshiba, NEC Corporation, Sagamihara, Japan	763	ography and Sub-half Micron CMOS Device Reliability  Wednesday, December 12, 1:30 p.m.
9:55 a	ı.m.	700	Grand Ballroom B Co-chairmen: S. Hillenius, AT&T Bell Laboratories
31.3	Self-Consistent Modeling of Bipolar Tunnel Heterostructures with Quantum Mechanical Current, J. Bigelow and J. Leburton, Beckman Institute for Advanced Science and Technology,		B. Davari, IBM Research Center  1:30 p.m.
10:20	Urbana, IL	<b>767</b>	Introduction
31.4	The Numerical Simulation of Particle Trajectories in Quantum Transport and the Effects of Scattering and Self-consistency on the Performance of Quantum Well Devices, K. Jensen and F. Buot, Naval Research Laboratory, Washington, DC	771	1:35 p.m.  33.1 Fabrication of 64M DRAM with i-Line Phase-Shift Lithography, K. Nakagawa, M. Taguchi and T. Ema, Fujitsu Limited, Kawasaki, Japan  8
10:45 <b>31.5</b>	a.m. An Efficient Quantum Monte Carlo Simulation Method—Path Integral Approach for Dissipative Transport in Quantum De-	.,_	<ul> <li>2:00 p.m.</li> <li>33.2 Transparent Phase Shifting Mask, H. Watanabe, Y. Todokoro and M. Inoue, Matsushita Electronics Corporation, Kyoto, Japan</li> </ul>
11 10	vices, K. Katayama, S. Kamohara and S. Itoh, Hitachi, Ltd., Tokyo, Japan	775	2:25 p.m.  33.3 0.2µm or Less i-line Lithography by Phase-Shifting-Mask
11:10 : <b>31.6</b>	a.m. Theoretical Studies of Current Transport in Interband Tunnel Structures Using the Effective Bond-Orbital Model, D. Ting,		Technology, H. Jinbo and Y. Yamashita, Oki Electric Industry Co., Ltd., Tokyo Japan 82
	E. Yu and T. McGill, California Institute of Technology, Pasadena, CA	779	<ul> <li>2:50 p.m.</li> <li>33.4 Self-Aligned Silicided Inverse-T Gate LDD Devices for Sub-Half Micron CMOS Technology, M. Chen, S. Hillenius, W. Juengling, T. Yang, A. Kornblit, W. Lindenberger, J. Swiderski</li> </ul>
Sessi	on 32: Solid State Devices—Power Devices and Integrated Circuits	702	and D. Favreau, AT&T Bell Laboratories, Allentown, PA 3:15 p.m.
	esday, December 12, 1:30 p.m.  Ballroom A	783	33.5 Drain Structure Optimization for Highly Reliable Deep Sub- micron nMOSFETs with 3.3V High Performance Operation
Co-Ch	airmen: S. Robb, Motorola Inc. K. Shenai, GE Corporate Research and Development Center		on the Scaling Trend, F. Matsuoka, K. Kasai, H. Oyamatsu, M. Kinugawa and K. Maeguchi, <i>Toshiba Corporation, Kawasaki, Japan</i>
1:30 p.			3:40 p.m.  33.6 Deep-Submicron Nitrided-Oxide CMOS Technology for 3.3-V Operation, T. Hori, Matsushita Electric Industrial Co., Ltd.,
	m. A Review of the Status of Diamond and Silicon Carbide Devices for High Power, -Temperature and -Frequency Applications (Invited Paper), R. Davis, J. Palmour and J. Edmond, North Carolina State University, Raleigh, NC	785	Osaka, Japan 83

Session 34: Detectors, Sensors and Displays—Thin Film Transistors and Displays  Wednesday, December 12, 1:30 p.m.  Continental Ballroom 1-3  Co-Chairmen: D. Greve, Carnegie Mellon University R. Troutman, IBM T.J. Watson Research Center  1:30 p.m.  Introduction  1:35 p.m.  2:25 p.m.  35.3 Development of An 800 Watt KA-Band, Ring-Bar TWT, R. LeBorgne, C. Goodman, R. Hull, O. Sauseng and G. Lee, Hughes Aircraft Company, Torrance, CA  2:50 p.m.  35.4 Modification of Klystron Beam Loading by Initial Velocity Modulation of the Beam, R. Symons and R. Vaugham, Litton Systems Inc., San Carlos, CA  3:15 p.m.	881 885 889
Co-Chairmen: D. Greve, Carnegie Mellon University R. Troutman, IBM T.J. Watson Research Center  1:30 p.m.  2:50 p.m.  Modification of Klystron Beam Loading by Initial Velocity Modulation of the Beam, R. Symons and R. Vaugham, Litton Systems Inc., San Carlos, CA	885 889
Co-Chairmen: D. Greve, Carnegie Mellon University R. Troutman, IBM T.J. Watson Research Center  1:30 p.m.  1:30 p.m.  1:30 p.m.	885 889
	889
	889
1:35 p.m.  34.1 Active Matrix Liquid Crystal Display Design Using Low and High Temperature Processed Polysilicon TFTs (Invited Pairs)  35.5 Design of an 850-MHz Klystrode, B. Goplen, L. Ludeking, K. Nguyen and G. Warren, Mission Research Corporation, Newington, VA	
per), A. Lewis, I. Wu, T. Huang, A. Chiang, R. Bruce, Xerox Palo Alto Research Centre, Palo Alto, CA  2:00 p.m.  3:40 p.m.	
34.2 A High-Reliability, Low-Operation -Voltage Monolithic Active-Matrix LCD by Using Advanced Solid-Phase -Growth Technique, A. Nakamura, F. Emoto, E. Fujii, A. Yamamoto, 35.7 A Submillimeter-Wave Extended Interaction Oscillator with	893
Y. Uemoto, S. Hayashi, Y. Kato, and K. Senda, Matsushita Electronics Corporation, Osaka, Japan  847  2:25 p.m.  Novel Broadband Mechanical Tuning, D. Perring, G. Phillips and R. Carter, European Space Research and Technology Centre, Noordwijk, The Netherlands	
<ul> <li>34.3 A New a-Si TFT with Al<sub>2</sub>O<sub>3</sub>/SiN Double-layered Gate Insulator for 10.4-inch Diagonal Multicolor Display, H. Yamanoto, H. Matsumaru, K. Tsutsui, N. Konishi, M. Nakatani, K. Shirahashi, A. Sasano and T. Tsukada, Hitachi, Ltd., Tokyo, Japan 851</li> <li>4:30 p.m.</li> <li>35.8 Submillimeter Backward-Wave Oscillator, L. Barnett, N. Stankiewicz, V. Heinen and J. Dayton, NASA Lewis Research Center, Cleveland, OH</li> </ul>	
2:50 p.m.  34.4 Modeling and Parameter Extraction of Amorphous Silicon Thin-Film-Transistors for Active-Matrix Liquid-Crystal Dis-  Modeling  Modeling	
3:15 p.m. Wednesday, December 12, 1:30 p.m.	, ,,
34.5 Two-Dimensional Device Simulation for Avalanche Induced Short Channel Effect in Poly-Si TFT, S. Yamada, S. Yokoyama  Co-Chairmen: B. Mulvaney, MCC	
and M. Koyanagi, Hiroshima University, Higashi-Hiroshima, Japan  1:30 p.m. Introduction	
<ul> <li>3:40 p.m.</li> <li>34.6 Evaluation of Polycrystalline Silicon Thin Film Transistors with the Charge Pumping Technique, M. Koyanagi, Hiroshima University, Higashi-Hiroshima, Japan, IW. Wu, A. Lewis, R. Bruce, Xerox PARC, Palo Alto, CA, and M. Fuse, Fuji Xerox Company, Ltd., Kanagawa, Japan</li> <li>36.1 New Topography Expression Model and 3D-Topography Simulation of Al-Sputter Deposition, Etching, and Photolithography, M. Fujinaga, T. Kunikiyo, T. Uchida, N. Kotani, A. Osaki and Y. Akasaka, Mitsubishi Electric Corporation, Hyongo Japan</li> </ul>	
4:05 p.m. 2:00 p.m.	905
34.7 Mechanism and Device-to-Device Variation of Leakage Current in Polysilicon Thin Film Transistors, I. Wu, A. Lewis, T. Huang, W. Jackson and A. Chiang, Xerox Palo Alto Research  36.2 Physically-Based Models of Alignment Schemes in Commercial Steppers, C. Yuan and A. Strojwas, Carnegie Mellon University Pittsburgh, PA	909
Center, Palo Alto, CA  867  2:25 p.m.  36.3 Optimization and Design of Plasma Etching Process Utilizing	
Session 35: Vacuum Electronics—Linear Beam Devices 871 a Glow Discharge Model and a Transport Model Simulation,	
Wednesday, December 12, 1:30 p.m.  S. Park, Motorola Inc., Austin TX, and D. Economou, University of Houston, Houston, TX	913
Co-Chairmen: J. Christensen, Hughes Aircraft Co. C. Liss, Raytheon Company  C. Liss, Raytheon Company  36.4  LPCVD Profile Simulation Using a Re-Emission Model, J. McVittie, J. Rey, L. Cheng, M. Islam Raja and K. Saraswat,	
Introduction Stanford University, Stanford, CA	917
<ul> <li>1:35 p.m.</li> <li>35.1 Development of Sidebands in Ultra High Power Traveling Wave Tube Amplifiers (Invited Paper), J. Nation, G. Kerslick, D. Shiffler and L. Schachter, Cornell University, Ithaca, NY</li> <li>873</li> <li>3:15 p.m.</li> <li>36.5 Gas Flow Patterns and Thermal Uniformity in Rapid Thermal Processing Equipment, S. Campbell, K. Knutson, K. Ahn, J. Leighton and B. Liu, University of Minnesota, Minneapolis, Minnesota</li> </ul>	921
2:00 p.m.  35.2 2.5-Dimensional Time Domain Particle-In-Cell Simulation  Late News Papers	925
Code For Collector Design, Y. Goren, R. Wilson and P. Lally, Teledyne MEC, Palo Alto, CA  877	

#### **SESSION 1**

#### Plenary Session—Invited Papers

## Monday, December 10, 1990 — 9:00 a.m. Grand Ballroom

Chairman: Alfred C. Ipri

**David Sarnoff Research Center** 

This year's plenary session consists of three exciting presentations that deal with diverse topics of Smart Power Technology, Optoelectronic Integrated Circuits and System Level Packaging.

The session begins with Professor Jayant Baliga from North Carolina State University who will present a paper entitled "Smart Power Technology: An Elephantine Opportunity." The presentation will begin with a description of the evolution of Smart Power and then go on to describe its impact on today's electronic systems. Structural and operational distinctions between MOSFETs used in power switching applications and logic circuits will be made. New power switches such as Insulated-Gate Bipolar Transistors (IGBTs) and MOS-Controlled Thyristors (MCTs) will also be described, as will their impact on various systems, such as motor drives and lighting ballasts.

Dr. Robert Leheny of Bellcore will next present a paper entitled "Optoelectronic Integrated Circuits." This is an emerging device technology designed to meet the future needs of telecommunications and the computing industry. This presentation will review the current status and future prospects of Opto-Electronic Integrated Circuits (OEICs) concentrating on such advantages as high reliability and performance, as well as potentially low cost. Problem areas associated with integrated components having very different materials and structural requirements, however, have presented formidable barriers to the demonstration of OEICs. Continuing advances in device design and fabrication technologies are, today, making substantial strides towards solving these problems.

The third paper, entitled "System Level Packaging An Alternative to Monolithic ULSI," will be presented by Professor R. Fabian Pease from Stanford University. System level packaging, at present, involves the use of multichip packages and high-density wire banding. Future approaches may involve silicon micromachining or superconducting chip-to-chip interconnects. The advantages of system level packaging over conventional chip packaging such as higher speed, lower power and lower cost are achieved through denser packaging and shorter chip-to-chip interconnect distances.

It is hoped that system level packaging will aid in stemming the spectacular increase in the cost of manufacturing monolithic ULSI.

# **NOTES**

### "SMART POWER TECHNOLOGY: An Elephantine Opportunity" (INVITED PLENARY SESSION PAPER)

Professor B. Jayant Baliga

Electrical and Computer Engineering Department, North Carolina State University, Raleigh, N.C. 27695-7911.

#### **ABSTRACT**

Until recently, power devices have been a relatively small segment of the semiconductor industry. With the advent of MOS-gated power device technology, the option of creating a smart power technology has become viable. This paper provides a review of the evolution of smart power technology from bipolar discrete devices, through MOS-gated power devices, to the complex power integrated circuits that combine high voltage, high current devices with analog and digital circuits. The advent of smart power technology is expected to have a major impact on society via its application to computer power supplies, automotive electronics, appliance controls, and transportation systems.

#### INTRODUCTION

The roots of power semiconductor technology extend before those for integrated circuits. Since the invention of the bipolar transistor and the thyristor, there has been a strong motivation to increase the power handling capability of these discrete devices in order to extend their applications. The growth in the current and voltage handling capability of power thyristors over the last 35 years has been dramatic. It is impressive to note that by the 1990s, a single (monolithic) power thyristor made from a 100 mm diameter wafer is commercially available with the ability to block 6500 volts in the off-state and conduct over 2000 amperes in the on-state. Since each of these devices are fabricated out of an entire silicon wafer, the growth in the ratings of power thyristors has been determined by the availablity of high resistivity, large diameter, float-zone, silicon wafers. The sharp improvement in ratings acheived in the late 1970s can

be directly linked to the development of neutron transmutation doping ~ a new method of doping silicon very uniformly by converting a silicon isotope to phosphorus by the absorption of thermal neutrons.

Over the years, the process technology for bipolar power devices lagged behind that developed for integrated circuits. These devices continued to be designed using design rules in the range of mil units. In addition, the junction depths used to fabricate these devices were maintained in the range of 10 to 100 microns to enable high voltage operation. Consequently, the process technology for power devices was significantly different from that used for integrated circuits. This situation changed due to the introduction of the power MOSFET in the 1970s and the advent of MOS/Bipolar devices in the 1980s.

#### MOS POWER DEVICES

The power MOSFET was first introduced commercially in the 1970s. When compared with the bipolar transistor, this device had the advantageous features of a high input impedance, high switching speed, ease of paralleling, and much superior safe-operating-area (SOA). This makes the power MOSFET attractive for many applications such as computer power supplies and automotive electronics.

The current rating of the power MOSFET is determined by the resistance within the device (1). The resistance can be reduced by making the channel length small, especially in the case of devices with blocking voltages below 100 volts. In the commercially available power DMOSFET structure, the channel length is controlled by adjusting the relative diffusion depth of the p-base and the N+ source regions. This allows the fabrication of devices with sub-micron channel length

without the need to use advanced VLSI processing tools. However, it can be shown that the current distribution within the cell can be improved by reducing the size of the poly-silicon window by using VLSI technology (2). By scaling the DMOSFET geometry, the specific on-resistance (on-resistance per unit active area) has been reduced from 7 milli-ohm cm2 in 1970 to only 0.7 milli-ohm cm2 in 1990. In addition, the development of power MOSFETs with trench gate structures, based upon RIE processes used for DRAMs, have been explored resulting in devices with specific on-resistances as low as 0.3 milli-ohm cm2. The latter value is approaching the theoretical limit if 0.15 milli-ohm cm2 for a silicon device. For this reason, if further improvements are to be acheived, it will be necessary to embark upon the development of power devices based upon Silicon Carbide. Theoretical analysis indicates that the specific on-resistance can be reduced by over 100 times by replacing silicon with silicon carbide in the future (3).

Although the power MOSFET is well suited for applications where the blocking voltages are relatively low (less than 200 volts), its on-resistance increases rapidly with increase in the blocking voltage. Due to this phenomenon, it has not been possible to economically manufacture high voltage power MOSFETs with high current ratings. One solution to this problem was the invention of the Insulated Gate Bipolar Transistor (IGBT) (1). These devices have the same high input impedance feature of the power MOSFET and can operate at a current density of an order of magnitude larger than the power MOSFET. This makes them suitable for applications where the blocking voltage exceeds 200 volts, such as motor drives, appliance controls, robotics/numerical controls, etc.

The availability of the power MOSFET and the IGBT with their voltage controlled characteristics resulted in a tremendous simplification in the control circuit. This in turn created the opportunity for development of integrated gate drive circuits. In many applications, the power devices are used in a totem pole configuration. For this reason, the control circuit must be capable of performing level shifting to high voltages. The development of integrated control circuits also provided the impetus to incorporate protective circuits on the control chips against over-voltage,

over-current, or over-temperature conditions. In addition, the need to interface with microprocessors led to the incorporation of logic circuits to provide encode/decode capability. This heralded the dawn of smart power technology in the 1990s.

#### SMART POWER TECHNOLOGY

In the broadest sense of definition, smart power technology provides the interface between the digital control logic and the power load (4-5). In its simplest form, it may consist of a level shifting and drive circuit that translates the logic level signals from a microprocessor to a voltage and current level sufficient to energize a load. An example of such a chip would be for display drives, where the load is usually capacitive in nature but requires drive voltages much greater than the operating voltage of logic circuits. On the other extreme, the smart power technology may be required to perform load monitoring, diagnostic functions, self-protection, and information feedback to the microprocessor, in addition to handling large amounts of power to actuate the load. An example of this is an automotive multiplexed bus system with distributed smart power modules for control of lights, motors, air-conditioning, etc.

A description of smart power technology can be made with the aid of Fig.1. Three fundamental functions that are performed with this technology are power control, sensing/protection, and interfacing. The basic components that are needed for the implementation of these functions are shown in this figure.

Power control is performed by using power devices and their drive circuits. It is the ability to handle high voltages, high currents, or a combination of both that makes smart power technology unique. The drive circuits are unusual in that they must be designed to operate at upto 30 volts to provide sufficient voltage to the gates of the power devices. In addition, for totem-pole operation, the drive circuit must be able to perform level shifting to high voltages. The regulation of power flow is performed by variety of power devices, with the MOS-gated devices being increasingly favored.

Smart power technology usually incorporates some form of sensor technology together with local feedback for protection of the IC. In addition

to detecting the exceeding of a current, voltage, or temperature limit, the detection of a no-load or under-voltage condition is sometimes implemented. The under-voltage condition is useful to ensure sufficient biasing of the power devices to prevent excessive power dissipation during start-up. The current sensing is done with minimum power loss by partitioning a few cells from the power device and feeding this current to the control circuit. The protection of the IC is accomplished by using a feedback loop containing high frequency bipolar transistors. The response time of the feedback loop is critical to a benign shut-down because the system current increases at a very rapid rate during a fault. This portion of the smart power chip requires implementation of high performance analog circuits.

The interface function in the smart power IC is accomplished by using logic circuits, which perform the encode and decode operations. The chip must not only respond to signals received from a microprocessor but must be capable of sending messages regarding operating status, such as over-temperature shut-down, and information related to load monitoring, such as a no-load or short-circuit condition. This requires integration of high density CMOS circuits on the smart power chip. Due to the large voltage swings and high chip temperatures arising from self-heating, the design of the CMOS circuits for smart power chips can be quite challenging to ensure immunity from latch-up.

#### PROCESS TECHNOLOGY

Due to the relatively high cost of dielectrically isolated (DI) silicon wafers, most smart power chips are being fabricated using junction isolation (JI). If the cost of DI wafers can be reduced in the future, it is likely that most smart power chips will be made using DI due to simplification in design by the elimination of parasitics and the option of integrating multiple, MOS-Bipolar power devices. Meanwhile the challenges faced by designers today are the integration of analog and digital circuits on the same chip with high voltage and high current devices. This requires the use of a two-level metal process, in addition to the polysilicon gate electrode. A thin metal layer is used to fabricate the analog and digital circuits and the thick metal is used for the power

devices. The need to bus high voltages around the chip also requires special metal cross-over design methodology where SIPOS layers are employed.

#### SMART POWER APPLICATIONS

Smart power chips are expected to have an impact on all areas in which power semiconductor devices are presently being used. The wide spectrum of voltages and currents over which power semiconductor devices are now being utilized is illustrated in Fig.2. On the one extreme are display drives that require relatively low currents and moderate voltages. These applications are already being served by smart power chips. On the other extreme lie traction (transportation systems) and High Voltage DC (HVDC) transmission which demand control of very high currents and voltages. The development of new MOS-Bipolar devices being researched at present could enable the penetration of smart power technology even to these applications. Meanwhile, a strong thrust is underway to create smart power chips for motor control, factory automation (robotics) computer power supplies, and automotive electronics. In many of these cases, application specific designs will be required putting pressure on the industry to create computer aided design (CAD) tools that can perform automated layout and mixed-mode circuit simulation at high voltages and currents.

#### CONCLUSIONS

Until recently, integrated circuit technology has been focussed primarily on chips for signal processing and data storage. This has resulted in a phenomenal capability for information processing that has led to the 'first electronic revolution'. This technology is akin to the brain in the human body, which assimilates data acquired via the senses and provides decision making capability. Although this technology has greatly enriched society, it has been hampered by the fact that in order to perform many functions, it is necessary to control significant amounts of energy being delivered to a variety of loads. Using the analogy of the human body, this is equivalent to the need for muscles to perform even the most basic tasks. The advent of smart power technology promises to create the 'second electronic revolution' by providing the brawn to complement the information processing capability.