


international
**ELECTRON
DEVICES**
meeting

2001

WASHINGTON, DC
DECEMBER 2-5, 2001





TECHNICAL DIGEST

international
**ELECTRON
DEVICES**
meeting

2001

WASHINGTON, DC
DECEMBER 2-5, 2001

2001 International Electron Devices Meeting

TECHNICAL DIGEST

Papers have been printed without editing as received from the authors.

All opinions expressed in the digest are those of the authors and are not binding on The Institute of Electrical and Electronics Engineers, Inc.

Publication of a paper in this Digest is in no way intended to preclude publication of a fuller account of the paper elsewhere.

Copies of available volumes of this Digest may be obtained from The Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, NJ 08855.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright ©2001 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog Number: 01CH37224
ISBN 0-7803-7050-3 (softbound)
ISBN 0-7803-7051-1 (Microfiche Edition)
ISBN 0-7803-7052-X (CD-ROM)
Library of Congress Number: 81-642284

WELCOME FROM THE GENERAL CHAIR

On behalf of the IEDM Committee, I would like to welcome you to the 2001 IEEE International Electron Devices Meeting. This year the conference returns to Washington, DC and continues a long tradition as the leading forum for the presentation of research and development in the area of electron devices and their applications. The strong international nature of our industry and the broad range of topics are evident, with invited speakers and contributed papers from around the world. A total of 595 abstracts were submitted from 28 different countries, with 498 of these abstracts submitted electronically via the World Wide Web. The total number of accepted abstracts was 204. We continue to focus on accessibility to the information in the IEDM abstracts. Short summaries of each abstract are included on the IEDM home page, and we encourage everyone to visit the site at <http://www.ieee.org/conference/iedm>. This year, the IEDM features digital projection of presentation materials at the conference, for the first time.

Two short courses are scheduled for Sunday. These are designed for broad appeal to IEDM participants with material suitable for both newcomers as well as experts in the field. The courses are entitled "Device and Process Technology for sub-70nm CMOS" and "Advanced Memory Technology and Architecture". These courses have been organized by internationally known researchers and will be presented by people active in the respective topics.

The plenary talks on Monday will feature presentations on "How Deep Sub-Micron will Boost Internet Appliances in the Digital Home Network", "Organic and Polymer Semiconductor Devices", and "Future Directions and Technology Requirements of Wireless Communications". Speakers from Europe, North America and Asia will be featured.


This year the Emerging Technologies session returns to the conference. The session is entitled "Interconnecting Devices," and consists of invited talks from experts in the field. The talks will cover a broad range of emerging technologies all aimed at addressing the challenges of high-speed communication both across a chip and between chips. The session will also serve as a launching pad for a debate on the topic in one of the two Tuesday evening panel sessions, "Interconnecting Devices for the Terabit Era." The second panel discussion is entitled "The 10-nm MOSFET barrier".

The IEDM Luncheon speaker this year will be Dr. Kurt Petersen, President and co-founder of Cepheid. He will be speaking on microfluidics and microelectronic technologies to create revolutionary test systems for DNA analysis. Such devices find applications in cancer research, disease detection, food contamination detection, environmental monitoring, monitoring for biological agents, etc. Dr. Petersen, a "classical EE now immersed in the world of molecular biology," has co-founded several successful companies and is well known as one of the leaders in the silicon MEMS and BioMEMS areas.

On behalf of the IEEE Electron Devices Society, which sponsors the IEDM, Shuji Ikeda, Technical Program Chair and Leda Lunardi, Technical Program Vice Chair, I wish to express my sincere appreciation and congratulations to the members of the IEDM committee for the outstanding job they have done in planning and organizing the 2001 meeting. The authors are to be commended for their efforts in preparing and presenting the high-quality papers that form the foundation of the IEDM.

It is with great pleasure that I extend a warm welcome to everyone attending the 2001 IEEE International Electron Devices Meeting.

Judy L. Hoyt
General Chair



Judy Hoyt
General Chair



Shuji Ikeda
Technical Program Chair



Leda Lunardi
Technical Program
Vice Chair

SB085/02

AWARD PRESENTATIONS

PLENARY SESSION

Monday, December 3

2000 Roger A. Haken Best Student Paper Award

To: Martin Dvorák, Simon Fraser University

For the paper entitled: "Abrupt Junction InP/GaAs_xSb_{1-x}/InP Double Heterostructure Bipolar Transistors with F_T as High as 250 Ghz"

Paul Rappaport Award

To: Didier Dutartre, Malgorzata Jurczak, Damien Lenoble, Jose Martins, Stephane Monfray, Roland Pantel, M.

Paoli, Jorge Luis Regolini, Pascal Ribot, Thomas Skotnicki, Beatrice Tormen, Centre National d'Etudesdes Telecommunications (CNET), Grenoble, France

For the paper entitled: "Silicon-on-Nothing (SON) --an Innovative Process for Advanced CMOS"

EDS Chapter of the Year Award

To: V. Ramgopal Rao

"To an EDS chapter based on the quantity and quality of the activities and programs implemented by the chapter."

EDS Graduate Fellowships

To: Yee-Chia Yeo, University of California, Berkeley, CA, Sergei Kucheyev, Australian National University, Tusharkanti Ghosh, Lancaster University

"To promote, recognize, and support graduate level study and research within the Electron Devices Society's field of interest"

EDS Distinguished Service Award

To: H. Craig Casey, Jr.

"To recognize and honor outstanding service to the Electron Devices Society and its sponsored activities"

J.J. Ebers Award

To: Hiroshi Iwai

"To honor a single or a series of contributions of recognized scientific, economic, or social significance in the broad field of electron devices"

IEDM LUNCHEON

Tuesday, December 4

2001 Cledo Brunetti Award

To: R. Fabian W. Pease, Stanford University

"For advancing high resolution patterning technologies, high performance thermal management, and scanning electron microscopy for microelectronics"

2001 IEEE Andrew S. Grove Award

To: Al F. Tasch, University of Texas at Austin

"For contributions to MOS technology, and ion planation and device modeling"

2001 IEEE Daniel E. Noble Award

To: Katsutoshi Izumi, Osaka Prefecture University

"For pioneering development of Spearation by Implanted Oxygen (SIMOX) technology"

LUNCHEON PRESENTATION

"MEMS and DNA Analysis: The Road From Device Engineering to Molecular Biology," Dr. Kurt E. Petersen, Cepheid

CONFERENCE HIGHLIGHTS

<u>Date</u>	<u>Time</u>	<u>Room</u>	<u>Event</u>
12/2	9:00 a.m. – 5:30 p.m.	International Ballrooms East and Center	Short Courses
12/3	9:00 a.m. – 12:00 p.m.	International Ballroom	Plenary Session
12/3	6:00 p.m. – 7:30 p.m.	International Ballroom Center	Reception
12/4	12:20 p.m. – 2:00 p.m.	Exhibit Hall	Luncheon
12/4	8:00 p.m. – 10:00 p.m.	International Ballrooms Center and East	Panel Sessions

IEDM CONFERENCE COMMITTEE

Judy Hoyt

General Chair

Massachusetts Institute of Technology
Cambridge, MA

Shuji Ikeda

Technical Program Chair
Trecenti Technologies
Ibaraki, Japan

Leda Lunardi

Technical Program Vice Chair
JDS Uniphase Corporation
Eatontown, NJ

Kaizad Mistry

Publications Chair
Intel Corporation
Hillsboro, OR

Akihiro Nitayama

Asian Arrangements Co-Chair
Toshiba Corporation
Yokohama, Japan

Kinam Kim

Asian Arrangements Co-Chair
Samsung Semiconductor
Kyungki-Do, Korea

Bruno Ricco

European Arrangements Co-Chair
University of Bologna
Bologna, Italy

Guido Groeseneken

European Arrangements Co-Chair
IMEC
Leuven, Belgium

Paul Packan

Publicity Chair
Intel Corporation
Hillsboro, OR

Jon Candelaria

Publicity Vice Chair
Motorola SPS
Tempe, AZ

Lisa Su

Short Course Chair
IBM Microelectronics
Hopewell Junction, NY

Yoshihiro Hayashi

Short Course Vice Chair
NEC
Kanagawa, Japan

Jeff Welser

Emerging Technologies Chair
IBM Microelectronics
Hopewell Junction, NY

Michael Gaitan

Treasurer
NIST
Gaithersburg, MD

Phyllis Mahoney

Conference Manager
Widerkehr & Associates
Gaithersburg, MD

Melissa Widerkehr

Conference Manager
Widerkehr & Associates
Gaithersburg, MD



2001 IEDM Conference and Program Committee

Seated from left to right: Yoshihiro Hayashi, Short Course Vice-Chair; Lisa Su, Short Course Chair; Shuji Ikeda, Technical Program Chair; Judy Hoyt, General Chair; Leda Lunardi, Technical Program Vice-Chair; Kaizad Mistry, Publications Chair; Paul Packan, Publicity Chair; Jon Candelaria, Publicity Vice-Chair
First row standing from left to right: Phyllis Mahoney, Conference Manager; Bin Zhao, Integrated Circuits and Manufacturing Subcommittee Chair; H-S Philip Wong, Modeling and Simulation Subcommittee Chair; Laura Rea, Quantum Electronics and Compound Semiconductors Subcommittee Chair; Jeff Welser, Emerging Technologies Chair; Dieter Vook, Detectors, Sensors and Displays Subcommittee Chair; Jong Woo Park, Asian Arrangements Co-Chair; Hiroshi Iwai, CMOS and Interconnect Reliability Subcommittee Chair; Akihiro Nitayama, Asian Arrangements Co-Chair; Hans-Joachim Barth, Process Technology Subcommittee Chair; Melissa Widerkehr, Conference Manager
Second row standing from left to right: Michael Gaitan, Treasurer, Clifford King, Solid State Devices Subcommittee Chair; Jeffrey Bokor, CMOS Devices Subcommittee Chair; Bruno Ricco; European Arrangements Co-Chair; Guido Groeseneken, European Arrangements Co-Chair

SUBCOMMITTEE ON CMOS DEVICES

Jeffrey Bokor, Chair
University of California
Berkeley, CA

Don Monroe
Agere Systems
Murray Hill, NJ

Greg Timp
University of Illinois
Urbana, IL

Ralf Brederlow
Infineon Technologies AG
Munich, Germany

Young June Park
Hynix Semiconductor Inc.
Kyungki-Do, Korea

Clement Wann
IBM
Hopewell Junction, NY

Robert Chau
Intel Corporation
Hillsboro, OR

Youri Ponomarev
Philips Research Leuven/IMEC
Leuven, Belgium

Yasuo Yamaguchi
Mitsubishi Electric Corporation
Hyogo, Japan

Claudio Lombardi
STMicroelectronics
Agrate Brianza, Italy

Toshihiro Sugii
Fujitsu Laboratories Ltd.
Atsugi, Japan

Bin Yu
Advanced Micro Devices, Inc.
Sunnyvale, CA

SUBCOMMITTEE ON CMOS AND INTERCONNECT RELIABILITY

Hiroshi Iwai, Chair
Tokyo Institute of Technology
Yokohama, Japan

Hyeon-Deok Lee
Samsung Electronics, Co., Ltd.
Kyungki-Do, Korea

Andrea Scorzoni
University of Perugia
Perugia, Italy

Paul Besser
AMD Micro Devices, Inc.
Sunnyvale, CA

Tony Oates
Agere Systems
Orlando, FL

Luca Selmi
University of Udine
Udine, Italy

Charvaka Duvvury
Texas Instruments
Dallas, TX

Kenji Okada
Matsushita Electronics Corp.
Kyoto, Japan

Jordi Suñé
Universitat Autònoma de
Barcelona
Bellaterra, Spain

Hisao Kawasaki
Motorola
Austin, TX

T.C. Ong
TSMC
Hsin-chu, Taiwan

SUBCOMMITTEE ON DETECTORS, SENSORS AND DISPLAYS

Dietrich Vook, Chair Agilent Technologies Palo Alto, CA	Min-koo Han Seoul National University Seoul, Korea	Clark T.-C. Nguyen University of Michigan Ann Arbor, MI
Suhail Agwani Motorola, Inc. Chandler, AZ	Christofer Hierold Infineon Technologies Munich, Germany	Kenichiro Suzuki NEC Corporation Ibaraki, Japan
Kris Baert IMEC Leuven, Belgium	Jack Judy UCLA Los Angeles, CA	Man Wong Hong Kong University of Science and Technology Kowloon, Hong Kong
Jan Bosiers Philips Semiconductors Eindhoven, The Netherlands	Mutsumi Kimura Seiko-Epson Corporation Nagano, Japan	Tiemin Zhao OmniVision Technologies Sunnyvale, CA

SUBCOMMITTEE ON INTEGRATED CIRCUITS AND MANUFACTURING

Bin Zhao, Chair Conexant Systems Newport Beach, CA	Werner Juengling Micron Technology, Inc. Boise, ID	Paul Simon Philips Semiconductors Crolles Cedex, France
Coming Chen UMC Taiwan, R.O.C.	K-H Lee TSMC Taiwan, R.O.C.	Ranbir Singh Agere Systems Orlando, FL
Chiara Corvasce STMicroelectronics Catania Italy	Linda Milor Georgia Tech Atlanta, GA	Simon Yang Intel Corporation Hillsboro, OR
Kazunari Ishimaru Toshiba Corporation Yokohama, Japan	Medhi Moussavi Applied Materials Santa Clara, CA	Makoto Yoshida Samsung Electronics Kyoungki-Do, Korea
	Carl Radens IBM Microelectronics Hopewell Junction, NY	

SUBCOMMITTEE ON MODELING AND SIMULATION

H.-S. Philip Wong, Chair IBM T.J. Watson Research Center Yorktown Heights, NY	John Faricelli Compaq Computer Corp. Shrewsbury, MA	Edwin Kan Cornell University Ithaca, NY
Antonio Abramo University of Udine Udine, Italy	Masami Hane NEC Corporation Kanagawa, Japan	Hal Kennel Intel Corporation Hillsboro, OR
Sanjay Banerjee University of Texas Austin, TX	Kiyoshi Ishikawa Mitsubishi Electric Corporation Hyogo, Japan	Alfred Kersch Infineon Technologies Munich, Germany
Robert Dutton Stanford University Stanford, CA	Christoph Jungemann University of Bremen Bremen, Germany	Andries Scholten Philips Research Laboratories Eindhoven, The Netherlands
	Shiro Kamohara Hitachi, Ltd. Tokyo, Japan	

SUBCOMMITTEE ON PROCESS TECHNOLOGY

Hans-Joachim Barth, Chair Infineon Technologies Munich, Germany	Jack C. Lee University of Texas Austin, TX	Vivek Subramanian University of California Berkeley, CA
Edward Barth IBM Microelectronics Hopewell Junction, NY	Catherine Mallardeau STMicroelectronics Crolles Cedex, France	Julie Tsai Intel Corporation Hillsboro, OR
Majeed Foad Applied Materials Santa Clara, CA	François Martin CEA-LETI Grenoble Cedex, France	Yoshitaka Tsunashima Toshiba Corporation Yokohama, Japan
Ho Kyu Kang Samsung Kyungki-Do, Korea	Veena Misra North Carolina State University Raleigh, NC	Konrad Young TSMC Taiwan, R.O.C.
	Tatsuyuki Saito Hitachi, Ltd. Tokyo, Japan	

SUBCOMMITTEE ON QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTORS

Laura Rea, Chair Wright Patterson Air Force WPAFB, OH	Youngwoo Kwon Seoul National University Seoul, Korea	Yan-Kuin Su National Cheng Kung University Taiwan, R.O.C.
Columbo Bolognesi Simon Fraser University British Columbia, Canada	Paolo Luigli University of Rome Rome, Italy	Yuu Watanabe Fujitsu Laboratories Atsugi, Japan
Frank Chau EiC Corporation Fremont, CA	Michael Schlechtweg Fraunhofer Institute for Applied Solid State Physics Freiburg, Germany	Bo Willen KTH Royal Institute of Technology Kista, Sweden
Masaaki Kuzuhara NEC Corporation Shiga, Japan	Scott Shepard Cree, Inc. Durham, NC	John Zolper Office of Naval Research Arlington, VA

SUBCOMMITTEE ON SOLID STATE DEVICES

Cliff King, Chair Agere Systems Murray Hill, NJ	Atsushi Kurobe Toshiba Corp Research & Development Center Kawasaki, Japan	Ken Rim IBM T.J. Watson Research Center Yorktown Heights, NY
Stefaan Decoutere IMEC Leuven, Belgium	Andrea Lacaia Politecnico di Milano Milano, Italy	Thomas Skotnicki STMicroelectronics Crolles, France
Allen Hefner NIST Gaithersburg, MD	Kenneth O University of Florida Gainesville, FL	Katsuyoshi Washio Hitachi Ltd. Tokyo, Japan
Richard Kiehl University of Minnesota Minneapolis, MN	Byung Gook Park Seoul National University Seoul, Korea	Tad Yamaguchi Maxim Integrated Products, Inc. Beaverton, OR
	Marco Racanelli Conexant Systems, Inc. Newport Beach, CA	

SESSION QUICK INDEX

SESSION 1	PLENARY SESSION
SESSION 2	INTEGRATED CIRCUITS AND MANUFACTURING — Flash Technologies
SESSION 3	CMOS DEVICES — Advanced MOSFETs
SESSION 4	PROCESS TECHNOLOGY — Copper/Low-k Interconnects
SESSION 5	MODELING AND SIMULATION — Scaling Trends of Advanced Devices
SESSION 6	CMOS AND INTERCONNECT RELIABILITY — Thin Dielectric Reliability
SESSION 7	SOLID STATE DEVICES — Nanoelectronic Devices
SESSION 8	DETECTORS, SENSORS AND DISPLAYS — Photon/Electron Emitting Devices
SESSION 9	QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTORS — HEMTs and Heterogeneous Integration
SESSION 10	CMOS DEVICES — Analog-/RF-CMOS
SESSION 11	INTEGRATED CIRCUITS AND MANUFACTURING — High Performance CMOS Logic Technologies
SESSION 12	PROCESS TECHNOLOGY — Memory Technology
SESSION 13	MODELING AND SIMULATION — Compact Modeling
SESSION 14	CMOS AND INTERCONNECT RELIABILITY — CMOS Reliability - ESD and SER
SESSION 15	SOLID STATE DEVICES — Ultra High-Speed SiGe Bipolar Technology
SESSION 16	DETECTORS, SENSORS AND DISPLAYS — BioMEMs and Microfluidics

SESSION QUICK INDEX (cont'd)

- SESSION 17 QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTORS -- High-Power III-Nitride FETs
-
- SESSION 18 INTEGRATED CIRCUITS AND MANUFACTURING — DRAM and Embedded DRAM Technology
-
- SESSION 19 CMOS DEVICES — Novel Devices and Technologies
-
- SESSION 20 PROCESS TECHNOLOGY — High k Dielectrics and Metal Gates I
-
- SESSION 21 MODELING AND SIMULATION — Device Simulation
-
- SESSION 22 INTEGRATED CIRCUITS AND MANUFACTURING — System-on-Chip
-
- SESSION 23 EMERGING TECHNOLOGIES — Interconnecting Devices
-
- SESSION 24 DETECTORS, SENSORS AND DISPLAYS — Detectors and Image Sensors
-
- SESSION 25 QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTORS — III-Nitride Transistors: Advanced Processes and Structures
-
- SESSION 26 IEDM EVENING PANEL DISCUSSION
-
- SESSION 27 IEDM EVENING PANEL DISCUSSION
-
- SESSION 28 INTEGRATED CIRCUITS AND MANUFACTURING — Manufacturing
-
- SESSION 29 CMOS DEVICES — SOI and High Performance CMOS
-
- SESSION 30 PROCESS TECHNOLOGY — High k Dielectrics and Metal Gates II
-
- SESSION 31 MODELING AND SIMULATION — IC Thermal Analysis and Interconnect Modeling
-
- SESSION 32 CMOS AND INTERCONNECT RELIABILITY — Reliability of Advanced Flash Devices
-

SESSION QUICK INDEX (cont'd)

- SESSION 33 SOLID STATE DEVICES — Novel Device Physics and Structures
-
- SESSION 34 DETECTORS, SENSORS AND DISPLAYS — Thin Film Transistors
-
- SESSION 35 QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTORS — High-Speed HBTs and Quantum Diodes
-
- SESSION 36 INTEGRATED CIRCUITS AND MANUFACTURING — Novel Non-Volatile Memories
-
- SESSION 37 PROCESS TECHNOLOGY — Advanced Front End Technology
-
- SESSION 38 MODELING AND SIMULATION — Process Modeling
-
- SESSION 39 CMOS AND INTERCONNECT RELIABILITY — Novel Testing and Analysis of Hot Carrier and NBTI Effects
-
- SESSION 40 SOLID STATE DEVICES — RF Power Devices and Technology
-
- SESSION 41 DETECTORS, SENSORS AND DISPLAYS — MEMS Sensors and Actuators
-
- LATE NEWS
-

TABLE OF CONTENTS

PLENARY SESSION

Monday, December 3, 9:00 a.m.
International Ballroom

- 1.1 How Deep Sub Micron Will Boost Internet Appliances in the Digital Home Network,** J. Danneels, Alcatel Microelectronics, Brussels, Belgium

3

- 1.2 Organic and Polymer Semiconductor Devices,** A. Dodabalapur, University of Texas at Austin, TX also with Lucent Technologies, Bell Laboratories, Murray Hill, NJ

10

- 1.3 Future Directions and Technology Requirements of Wireless Communications,** Y. Mochida, T. Takano and H. Gambe, Fujitsu Laboratories Ltd., Kawasaki, Japan

14

Session 2: Integrated Circuits and Manufacturing – Flash Technologies

Monday, December 3, 1:30 p.m.
International Ballroom East

Co-Chairs: Linda Milor, Georgia Institute of Technology
Ranbir Singh, Agere Systems

1:35 p.m.

- 2.1 Highly Manufacturable 1 Gb NAND Flash Using 0.12 µm Process Technology,** J.D. Choi, S.S. Cho, Y.S. Yim, J.D. Lee, H.S. Kim, K.J. Joo, S.H. Hur, H.S. Im, J. Kim, J.W. Lee, K.I. Seo, M.S. Kang, K.H. Kim, J.L. Nam, K.C. Park and M.Y. Lee, Samsung Electronics Co., LTD., Kyunggi-Do, Korea

25

- 2.2 A Giga-Scale Assist-Gate (AG)-AND-Type Flash Memory Cell with 20-MB/s Programming Throughput for Content-Downloading Applications,** T. Kobayashi, Y. Sasago, H. Kurata, S. Saeki*, Y. Goto, T. Arigane, Y. Okuyama, H. Kume and K. Kimura, Hitachi, Ltd., Tokyo, Japan and *Hitachi Device Engineering Co., Chiba, Japan

29

- 2.3 Novel Ultra High Density Flash Memory with A Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell,** T. Endoh, K. Kinoshita*, T. Tanigami, Y. Wada*, K. Sato*, K. Yamada*, T. Yokoyama, N. Takeuchi, K. Tanaka*, N. Awaya*, K. Sakiyama* and F. Masuoka, Tohoku University, Sendai, Japan and *Sharp Corporation, Hiroshima, Japan

33

- 2.4 A High-Density and Low-Cost Self-Aligned Shallow Trench Isolation NOR Flash Technology with 0.14µm² Cell Size,** Y.H. Song, J.I. Han, J.W. Kim, J.H. Park, S.Y. Kim, D.W. Kwon, Y.M. Park, J.S. Lee, W.K. Lee, D.Y. Lee, J.W. Kim, M.S. Kang, J. Kim and K.D. Suh, Samsung Electronics Co., LTD, Kyunggi-Do, Korea

37

- 2.5 A 130nm Generation High Density Etox™ Flash Memory Technology,** S. Keeney, Intel Corporation, Santa Clara, CA

41

3:40 p.m.

- 2.6 Narrow Distribution of Threshold Voltages in 4Mbit MONOS Memory-Cell Arrays and its Impact on Cell Operation,** T. Terano, H. Moriya, A. Nakamura, H. Kosaka, A. Hashiguchi, K. Nomoto, I. Fujiwara and T. Kobayashi, Sony Corporation Semiconductor Network Company, Kanagawa, Japan

45

Session 3: CMOS Devices – Advanced MOSFETs

Monday, December 3, 1:30 p.m.
International Ballroom Center

Co-Chairs: Robert Chau, Intel Corp.
Greg Timp, University of Illinois

1:35 p.m.

- 3.1 50nm Vertical Replacement-Gate (VRG) nMOSFETs with ALD HfO₂ and Al₂O₃ Gate Dielectrics,** J.M. Hergenrother, G.D. Wilk, T. Nigam, F.P. Klemens, D. Monroe, P.J. Silverman, T.W. Sorsch, B. Busch, M.L. Green, M.R. Baker, T. Boone, M.K. Bude, N.A. Ciampa, E.J. Ferry, A.T. Fiory, S.J. Hillenius, D.C. Jacobson, R.W. Johnson, P. Kalavade, R.C. Keller, C.A. King, A. Kornblit, H.W. Krautter, J.T.-C. Lee, W.M. Mansfield, J.F. Miner, M.D. Morris, S.-H. Oh, J.M. Rosamilia, B.J. Sapjeta, K. Short, K. Steiner, D.A. Muller*, P.M. Voyles*, J.L. Grazul*, E.J. Sheroff**, M.E. Givens**, C. Pomarede**, M. Mazanec** and C. Werkhoven**, Agere Systems, Murray Hill, NJ, *Bell Labs, Lucent Technologies, Murray Hill, NJ and **ASM America, Phoenix, AZ

51

- 3.2 On the Gate Oxide Scaling of High Performance CMOS Transistors,** S. Song, H.-J. Kim, J.Y. Yoo, J.H. Yi, W.S. Kim, N.I. Lee, K. Fujihara, H.-K. Kang, and J.T. Moon, Samsung Electronics Co., Ltd., Kyunggi-Do, Korea

55

- 3.3 High Performance Single Work-Function Tungsten Gate CMOS Devices for Gigabit DRAM,** W.-T. Kang, O. Gluschenkov*, B. He*, Y. Li*, R. Malik, L. Clevenger*, I. McStay, W. Robl, R. Vollertsen, G. Massey**, G. La Rosa*, K. Lee, C. Murthy*, C. Parks*, R. Mohler**, W. Bergner and E. Crabbe*, Infineon Technologies Corp., Hopewell Junction, NY, *IBM Microelectronics, Hopewell Junction, NY and **Essex Junction, VT

59

- 3.4 Antimony Assisted Arsenic S/D Extension (A³SDE) Engineering for Sub-0.1µm nMOSFETs : A Novel Approach to Steep and Retrograde Indium Pocket Profile,** H.-C.-H. Wang, C.-C. Wang, C.-H. Hsieh, S.-Y. Lu, M.-C. Chiang, Y.-L. Chu, C.-J. Chen, T.-C. Ong, T. Wang*, P.B. Griffin** and C.H. Diaz, Taiwan Semiconductor Manufacturing Company, Hsin-Chu, Taiwan, R.O.C., *National Chiao-Tung University, Hsin-Chu, Taiwan, R.O.C. and **Stanford University, Stanford, CA

63

- 3.5 Anomalous Diffusion in the Extension Region of the Nanoscale MOSFETs,** H. Fukutome, T. Aoyama and H. Arimoto, Fujitsu Laboratory, Ltd., Kanagawa, Japan

67

Session 4: Process Technology – Copper/Low-k Interconnects

Monday, December 3, 1:30 p.m.
International Ballroom West

Co-Chairs: Tatsuyuki Saito, Hitachi, Ltd.
Edward Barth, IBM Microelectronics

- 1:35 p.m.
4.1 **Evaluation of Material Property Requirements and Performance of Ultra-Low Dielectric Constant Insulators for Inlaid Copper Metallization (Invited),** J.T. Wetzel, S.H. Lin, E. Mickler, J. Lee, B. Ahlburn, C. Jin*, R.J. Fox**, M.-H. Tsai***, W. Mlynko†, K.A. Monnig, and P.M. Winebarger**, International Sematech, Austin, TX, *Texas Instruments, Dallas, TX, **Motorola, Austin, TX, ***TSMC, Hsinchu, Taiwan and +IBM, Burlington, VT

- 2:00 p.m.
4.2 **Robust 130nm-Node Cu Dual Damascene Technology with Low-k Barrier SiCN,** H. Aoki, K. Torii, T. Oshima, J. Noguchi, U. Tanaka, H. Yamaguchi, T. Saito, N. Miura, T. Tamaru, N. Konishi, S. Uno, S. Morita*, T. Fujii and K. Hinode, Hitachi, Ltd., Tokyo, Japan and *Hitachi ULSI Systems Co., Ltd., Tokyo, Japan

- 2:25 p.m.
4.3 **CMP-Free and CMP-Less Approaches for Multilevel Cu/low-k BEOL Integration,** M.H. Tsai, S.W. Chou, C.L. Chang, C.H. Hsieh, M.W. Lin, C.M. Wu, W.S. Shue, D.C. Yu and M.S. Liang, TSMC, Hsin-Chu, Taiwan, R.O.C.

- 2:50 p.m.
4.4 **Newly Developed Electro-Chemical Polishing Process of Copper as Replacement of CMP Suitable for Damascene Copper Inlaid in Fragile Low-k Dielectrics,** S. Sato, Z. Yasuda, M. Ishihara, N. Komai, H. Ohtori, A. Yoshio, Y. Segawa, H. Horikoshi, Y. Ohoka, K. Tai, S. Takahashi and T. Nogami, Sony Corp., Kanagawa, Japan

- 3:15 p.m.
4.5 **Integration of Porous Ultra Low-k Dielectric with CVD Barriers,** K. Mosig*, H. Cox#, E. Klawuhn**, T. Suwan de Felipe** and A. Shiota***, *International Sematech, Austin, TX, +Infineon Technologies, Munich, Germany, #Philips, Eindhoven, Netherlands, **Novellus Systems, San Jose, CA and ***JSR Corporation, Tsukuba, Japan

Session 5: Modeling and Simulation – Scaling Trends of Advanced Devices

Monday, December 3, 1:30 p.m.
Georgetown Room

Co-Chairs: Antonio Abramo, University of Udine
Edwin Kan, Cornell University

- 1:35 p.m.
5.1 **The Ballistic FET: Design, Capacitance and Speed Limit,** P.M. Solomon and S.E. Laux, IBM T.J. Watson Research Center, Yorktown Heights, NY

73

- 2:00 p.m.
5.2 **Reduction of Direct-Tunneling Gate Leakage Current in Double-Gate and Ultra-Thin Body MOSFETs,** L. Chang, K.J. Yang, Y.-C. Yeo, Y.-K. Choi, T.-J. King and C. Hu, University of California, Berkeley, CA

76

- 2:25 pm
5.3 **3D Analytical Subthreshold and Quantum Mechanical Analyses of Double-Gate MOSFET,** G. Pei, V. Narayanan, Z. Liu and E.C. Kan, Cornell University, Ithaca, NY

80

- 2:50 pm
5.4 **Examination of Design and Manufacturing Issues in a 10 nm Double Gate MOSFET using Nonequilibrium Green's Function Simulation,** Z. Ren, R. Venugopal, S. Datta and M. Lundstrom, Purdue University, West Lafayette, IN

88

- 3:15 p.m.
5.5 **Full Quantum Simulation, Design, and Analysis of Si Tunnel Diodes, MOS Leakage and Capacitance, HEMTs, and RTDs,** R. Lake, University of California, Riverside, CA

95

Session 6: CMOS and Interconnect Reliability – Thin Dielectric Reliability

Monday, December 3, 1:30 p.m.
Jefferson Room

Co-Chairs: Luca Selmi, DIEGM, University of Udine
Hyeon-Deok Lee, Samsung Electronics

- 1:35 p.m.
6.1 **Understanding Soft and Hard Breakdown Statistics, Prevalence Ratios and Energy Dissipation During Breakdown Runaway,** J. Suñé, E.Y. Wu*, D. Jimenez, R.P. Vollertsen** and E. Miranda***, Universitat Autònoma de Barcelona, Bellaterra, Spain, *IBM Microelectronics Division, Essex Junction, VT, **Infineon Technologies, Essex Junction, VT, ***Universidad de Buenos Aires, Bueno Aires, Argentina

- 2:00 p.m.
6.2 **Statistical Model for Stress-Induced Leakage Current and Pre-Breakdown Current Jumps in Ultra-Thin Oxide Layers,** R. Degraeve, B. Kaczer, F. Schuler*, M. Lorenzini, D. Wellekens, P. Hendrickx, J. Van Houdt, L. Haspeslagh, G. Tempel* and G. Groeseneken, IMEC, Leuven, Belgium and *Infineon Technologies affiliated at IMEC

- 2:25 p.m.
6.3 **Weibull Slopes, Critical Defect Density, and The Validity of Stress-Induced-Leakage Current (SILC) Measurements,** E.Y. Wu, J. Suñé*, E. Nowak, W. Lai and J. McKenna, IBM Microelectronics Division, Essex Junction, VT and *Universitat Autònoma de Barcelona, Bellaterra, Spain

- 2:50 p.m.
6.4 **Experimental Evidence of Hydrogen-Related SILC Generation in Thin Gate Oxide,** Y. Mitani, H. Satake and A. Toriumi†, Toshiba Corporation, Yokohama, Japan and *The University of Tokyo, Tokyo, Japan

99

103

107

111

117

121

125

129

3:15 p.m.			
6.5	Soft Breakdown Free Atomic-Layer-Deposited Silicon-Nitride/SiO₂ Stack Gate Dielectrics , A. Nakajima, Q.D.M. Khosru, T. Yoshimoto, T. Kidera and S. Yokoyama, Hiroshima University, Higashi-Hiroshima, Japan	133	1:35 p.m. 8.1 Efficient Organic Light Emitting Diodes and Photodetectors (Invited) , S.R. Forrest, C. Adachi, M.A. Baldo, P. Peumans and M.E. Thompson*, Princeton University, Princeton, NJ and *University of Southern California, Los Angeles, CA
3:40 p.m.			165
6.6	Reliability Evaluation of HfSiON Gate Dielectric Film with 12.8 Å SiO₂ Equivalent Thickness , A. Shanware, J. McPherson, M.R. Visokay, J.J. Chambers, A.L.P. Rotondaro, H. Bu, M.J. Bevan, R. Khamankar and L. Colombo, Texas Instruments, Dallas, TX	137	2:00 p.m. 8.2 Visible Electroluminescence from MOS Capacitors with Si-Implanted SiO₂ under Dynamic Operation , T. Matsuda, H. Takata, M. Kawabe and T. Ohzone, Toyama Prefectural University, Toyama, Japan
			167
	Session 7: Solid State Devices – Nanoelectronic Devices		
Monday, December 3, 1:30 p.m.			
	<i>Lincoln Room</i>		
Co-Chairs:	Byung Gook Park, Seoul National University Andrea Lacaita, Politecnico di Milano		
1:35 p.m.			
7.1	Silicon Single Electron Memory & Logic Devices for Room Temperature Operation (Invited) , J. Koga, R. Ohba, K. Uchida and A. Toriumi, Toshiba Corporation, Yokohama, Japan	143	2:25 p.m. 8.3 Strong and Efficient Light Emission in ITO/Al₂O₃ Superlattice Tunnel Diode , A. Chin, C.S. Liang, C.Y. Lin, C.C. Wu and J. Liu*, National Chiao Tung University, Hsinchu, Taiwan and *United Mircoelectronic Corporation, Hsinchu, Taiwan
2:00 p.m.			171
7.2	A Multiple-Valued Logic with Merged Single-Electron and MOS Transistors , H. Inokawa, A. Fujiwara and Y. Takahashi, NTT Corporation, Kanagawa, Japan	147	2:50 p.m. 8.4 A New Near Infrared Light Emitting Diode of Monodispersed Nanocrystallite Silicon , T. Yoshida, N. Suzuki, T. Makino and Y. Yamada, Matsushita Electric Industrial Co., Ltd., Kanagawa, Japan
2:25 p.m.			175
7.3	Si Single-Electron Transistors with Sidewall Depletion Gates and their Application to Dynamic Single-Electron Transistor Logic , D.H. Kim, S.-K. Sung, K.R. Kim, B.H. Choi*, S.W. Hwang*, D. Ahn*, J.D. Lee and B.-G. Park, Seoul National University, Seoul, Korea and *University of Seoul, Seoul, Korea	151	3:15 p.m. 8.5 Field Emitter Arrays for Low Voltage Applications with Sub 100 nm Apertures and 200 nm Period , D.G. Pflug, M. Schattenburg, H.I. Smith and A.I. Akinwande, Massachusetts Institute of Technology, Cambridge, MA
2:50 p.m.			179
7.4	Memory Characteristics of Si Quantum Dot Devices with SiO₂/ALD Al₂O₃ Tunneling Dielectrics , A. Fernandes, B. DeSalvo, T. Baron*, J.F. Damilencourt, A.M. Papon, D. Lafond, D. Mariolle, B. Guillaumot**, P. Besson**, P. Masson*, G. Ghibaudo***, G. Pananakakis***, F. Martin and S. Haukka+, CEA/LETI, Grenoble, France, *LPM, Villeurbanne, France, **STMicroelectronics, Grenoble, France, ***LPCS, Grenoble, France and +ASML Microchemistry Ltd., Espoo, Finland	155	3:40 p.m. 8.6 Simultaneous Conduction Band and Valence Band Electron Field Emission from n-type and p-type Silicon Field Emitter Arrays , M. Ding and A.I. Akinwande, Massachusetts Institute of Technology, Cambridge, MA
3:15 p.m.			183
7.5	Carbon Nanotube Field Effect Transistors for Logic Applications , R. Martel, H.-S.P. Wong, K. Chan and P. Avouris, IBM T. J. Watson Research Center, Yorktown Heights, NY	159	
	Session 9: Quantum Electronics and Compound Semiconductors – HEMTs and Heterogeneous Integration		
Monday, December 3, 1:30 p.m.			
	<i>Thoroughbred Room</i>		
Co-Chairs:	Paolo Lugli, University of Rome Michael Schlechtweg, Fraunhofer Institute		
1:35 p.m.			
9.1	Suppression of Drain Conductance Dispersion in InP-based HEMTs for Broadband Optical Communication Systems , N. Okamoto, T. Takahashi, K. Imanishi, K. Sawada and N. Hara, Fujitsu Laboratories, Ltd., Kanagawa, Japan	189	
2:00 p.m.			
9.2	Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors , S.D. Mertens and J.A. del Alamo, Massachusetts Institute of Technology, Cambridge, MA	193	
2:25 p.m.			
9.3	Heterogeneous Integration: From Substrate Technology to Active Packaging (Invited) , A.S. Brown, N.M. Jokerst, A. Doolittle, M. Brooke, T.F. Kuech*, S.-W. Seo, S. Kang, S. Huang and J.J. Shen, Georgia Institute of Technology, Atlanta, GA and *The University of Wisconsin, Madison, WI	197	
	Session 8: Detectors, Sensors and Displays – Photon/Electron Emitting Devices		
Monday, December 3, 1:30 p.m.			
	<i>Military Room</i>		
Co-Chairs:	Min-koo Han, Seoul National University Kenichiro Suzuki, NEC Corporation		

2:50 p.m.				
9.4	Programmed Electrophoretic Assembly and Heterogeneous Integration of Optoelectronic Devices at Silicon Substrates , A. O'Riordan, K. Dwane and G. Redmond, NMRC, Cork, Ireland	201	11:10 a.m.	
3:15 p.m.				
9.5	Reliable InGaN Multiple-Quantum Well Green LEDs on Si Grown by MOCVD , T. Egawa, B. Zhang, N. Nishikawa, H. Ishikawa and T. Jimbo, Nagoya Institute of Technology, Nagoya, Japan	205	10.6	High-Frequency Response of 100nm Integrated CMOS Transistors with High-K Gate Dielectrics , D. Barlage, R. Arghavani, G. Dewey, M. Doczy, B. Doyle, J. Kavalieros, A. Murthy, B. Roberds, P. Stokley and R. Chau, Intel Corporation, Hillsboro, OR
				231
			Session 11: Integrated Circuits and Manufacturing – High Performance CMOS Logic Technologies	
			Tuesday, December 4, 9:00 a.m. <i>International Ballroom Center</i>	
			Co-Chairs:	Medhi Moussavi, Applied Materials Kazunari Ishimaru, Toshiba Corporation
			9:05 a.m.	
9:05 a.m.			11.1	High Performance 50 nm CMOS Devices for Microprocessor and Embedded Processor Core Applications , S.-F. Huang, C.-Y. Lin*, Y.-S. Huang*, T. Schafbauer**, M. Eler**, Y.-C. Cheng*, S.-M. Cheng*, S. Sportouch, W. Jin, N. Rovedo, A. Grassmann**, Y. Huang*, J. Brighten**, C.H. Liu*, B. von Ehrenwall**, N. Chen*, J. Chen, O.S. Park**, M. Commons**, A. Thomas, M.-T. Lee*, S. Rauch, L. Clevenger, E. Kaltalioglu**, P. Leung*, J. Chen*, T. Schiml** and C. Wann, IBM Microelectronics, *United Microelectronics Corporation and **Infineon Technologies
10.1	Analog Integration in a 0.35μm Cu Metal Pitch, 0.1 μm Gate Length, Low-power Digital CMOS Technology , A. Chatterjee, D. Mosher, S. Sridhar, Y. Kim, M. Nandakumar, S.-W. Aur, Z. Chen, P. Madhani, S. Tang, R. Aggarwal, S. Ashburn and H. Shichijo, Texas Instruments, Dallas, TX	211		237
9:30 a.m.			9:30 a.m.	
10.2	CMOS Device Optimization for Mixed-Signal Technologies (Invited) , P.A. Stolk, H.P. Tuinhout*, R. Duffy, E. Augendre**, L.P. Bellefroid***, M.J.B. Bolt+, J. Croon**, C.J.J. Dachs, F.R.J. Huisman†, A.J. Moonen†, Y.V. Ponomarev, R.F.M. Roes*, M. Da Rold**, E. Seevinck***#, K.N. Seerambhatla***, R. Surdeanu, R.M.D.A. Velghe, M. Vertregt*, M.N. Webster*, N.K.J. van Winkelhoff*** and A.T.A. Zegers-Van Duijnoven*, Philips Research Leuven, Leuven, Belgium, **Philips Research Labs, Eindhoven, The Netherlands, ***IMEC, Leuven, Belgium, ***Philips Semiconductors, Eindhoven, The Netherlands, +Philips Semiconductors, Nijmegen, The Netherlands, #Circuit Research International, Eersel, The Netherlands	215	11.2	Highly Stable SOI Technology to Suppress Floating Body Effect for High Performance CMOS Device , H.S. Kang, Y.W. Kim, K.S. Chung, K.M. Nam, K. Bae, N.I. Lee, C.B. Oh, K.I. Kim, S. Park and K.P. Suh, Samsung Electronics, Kyoungi-Do, Korea
9:55 a.m.				241
10.3	70nm SOI-CMOS of 135 GHz f_{max} with Dual Offset-Implanted Source-Drain Extension Structure for RF/Analog and Logic Applications , T. Matsumoto, S. Maeda, K. Ota, Y. Hirano, K. Eikyu, H. Sayama, T. Iwamatsu, K. Yamamoto, T. Kato, Y. Yamaguchi, T. Ipposhi, H. Oda, S. Maegawa, Y. Inoue and M. Inuishi, Mitsubishi Electric Corporation, Hyogo, Japan	219	9:55 a.m.	
10:20 a.m.			11.3	A High Performance 0.13 μm SOI CMOS Technology with a 70 nm Silicon Film and with a Second Generation Low-k Cu BEOL , J.W. Sleight, P.R. Varekamp, N. Lustig, J. Adkisson*, A. Allen*, O. Bula*, X. Chen, T. Chou, W. Chu, J. Fitzsimmons, A. Gabor, S. Gates, P. Jamison, M. Khare, L. Lai, J. Lee, S. Narasimha, J. Ellis-Monaghan*, K. Peterson*, S. Rauch, S. Shukla, P. Smets, T.-C. Su, J. Quinlan*, A. Vayshenker, B. Ward*, S. Womack, E. Barth, G. Biery, C. Davis, R. Ferguson, R. Goldblatt, E. Leobandung, J. Welser, I. Yang and P. Agnello, IBM Semiconductor Research and Development Center, Hopewell Junction, NY and *IBM Microelectronics, Essex Junction, VT
10.4	A Record High 150 GHz f_{max} Realized at 0.18 μm Gate Length in an Industrial RF-CMOS Technology , L.F. Tiemeijer, H.M.J. Boots, R.J. Havens, A.J. Scholten, P.H.W. de Vreede, P.H. Woerlee, A. Heringa and D.B.M. Klaassen, Philips Research Laboratories, Eindhoven, The Netherlands	223	10:20 a.m.	
10:45 a.m.			11.4	A High Density 0.10μm CMOS Technology Using Low K Dielectric and Copper Interconnect , S. Parikh, M. Angyal, B. Boeck, D. Reber, A. Singhal, T. Van Gompel, R. Li, B. Wilson, M. Wright, J. Chen, P. Grudowski, Y. Jeon, W. Qi, X. Bai, L. Parker, K. Strozewski, D. Smith, S. Roling, T. Sparks, T. Stephens, F. Huang, R. Mora, M. Ampour, K. Hellig, L. Vishnubhotla, Y. Solomentsev, V. Arunachalam, A. Phillips, K. Junker, S. Filippiak, N. Ramani, M. Turner, M. Rendon, J. Molloy, K. McGuffin, A. Michel, R. Pena, D. Rose, J. Schmidt, M. Smith, M. Wilson, L. Terpolilli, P. Le, J. Sun, R. Ross, K. Yu, M. Hall, P. Ingersoll, M. Woo, G. Yeap and C. Lage, Motorola, Inc., Austin, TX and Advanced Micro Devices, Austin, TX
10.5	A 50-nm CMOS Technology for High-speed, Low-Power, and RF Applications in 100-nm Node SoC Platform , K. Ohnishi, R. Tsuchiya, T. Yamauchi*, F. Ootsuka, K. Mitsuda, M. Hase**, T. Nakamura*, T. Kawahara and T. Onai, Hitachi, Ltd., Tokyo, Japan, *Hitachi ULSI Systems Co., Ltd., Tokyo, Japan and **Hosei University, Tokyo, Japan	227		249