

Pentium™ Family
User's Manual



Volume 1: Data Book

One good thing

1979 – 8086 and 8088 CPU

leads to another...




1982 – 80286 CPU

and another...




1985 – Intel386™ CPU

and another...



1989 – Intel486™ CPU

and another...



1993 – Pentium™ Processor

1994 – Pentium™ Processor
(90 & 100 MHz)



and another...and another...

奔腾™ 系列用户手册

第一卷 数据手册

(英文版)

上海科学普及出版社



Pentium™ Processor Family User's Manual

Volume 1: Pentium™ Processor Family Data Book

NOTE: The *Pentium™ Processor Family User's Manual* consists of three books: *Pentium™ Processor Family Data Book*, Order Number 241428; the *82496/82497 Cache Controller and 82491/82492 Cache SRAM Data Book*, Order Number 241429; and the *Architecture and Programming Manual*, Order Number 241430. Please refer to all three volumes when evaluating your design needs.

(沪)新登字第 305 号

责任编辑 胡名正

©上海科学普及出版社 1994

©1994 年 Intel 公司英文版的授权重印本。

本英文版重印本的出版和发行获得上述英文版的一切出版和发行权的所有者——Intel 公司的许可。上海科学普及出版社拥有上述英文版在中华人民共和国(除台湾省外)的独家重印、出版、发行权。任何人不得再对上述英文版进行翻印、改编、出版和发行。

奔腾™系列用户手册

第一卷 数据手册

(英文版)

上海科学普及出版社出版发行

(上海曹杨路 500 号 邮政编码 200063)

上海竟成印刷厂印刷

开本 787×960 1/16 ·印张 39

1994 年 10 月第 1 版 1994 年 10 月第 1 次印刷


ISBN 7-5427-0930-5/TP·221 定价: 85.00 元



PENTIUM™ PROCESSOR at iCOMP™ INDEX 510/60 MHz **PENTIUM™ PROCESSOR at iCOMP™ INDEX 567/66 MHz**

- **Binary Compatible with Large Software Base**
 - DOS, OS/2*, UNIX*, Windows*
- **32-Bit Microprocessor**
 - 32-Bit Addressing
 - 64-Bit Data Bus
- **Superscalar Architecture**
 - Two pipelined integer units
 - Capable of under one Clock per Instruction
 - Pipelined Floating-Point Unit
- **Separate Code and Data Caches**
 - 8K Code, 8K Write Back Data
 - 2-Way 32-Byte Line Size
 - Software Transparent
 - MESI Cache Consistency Protocol
- **Advanced Design Features**
 - Branch Prediction
 - Virtual Mode Extensions
- **273-Pin Grid Array Package**
- **BICMOS Silicon Technology**
- **Increased Page Size**
 - 4M for Increased TLB Hit Rate
- **Multiprocessor Support**
 - Multiprocessor Instructions
 - Support for Second Level Cache
- **Internal Error Detection**
 - Functional Redundancy Checking
 - Built in Self Test
 - Parity Testing and Checking
- **IEEE 1149.1 Boundary Scan Compatibility**
- **Performance Monitoring**
 - Counts Occurrence of Internal Events
 - Traces Execution through Pipelines
- **Upgradable with a Future Pentium™ OverDrive™ Processor**

The Pentium™ processor provides the new generation of power for high-end workstations and servers. The Pentium processor is compatible with the entire installed base of applications for DOS, Windows, OS/2, and UNIX. The Pentium processor's superscalar architecture can execute two instructions per clock cycle. Branch Prediction and separate caches also increase performance. The pipelined floating-point unit of the Pentium processor delivers workstation level performance. Separate code and data caches reduce cache conflicts while remaining software transparent. The Pentium processor has 3.1 million transistors and is built on Intel's .8 Micron BICMOS silicon technology.





PENTIUM™ PROCESSOR at iCOMP™ INDEX 735\90 MHz PENTIUM™ PROCESSOR at iCOMP™ INDEX 815\100 MHz

- **Compatible with Large Software Base**
 - MS-DOS‡, Windows‡, OS/2‡, UNIX‡
- **32-Bit CPU with 64-Bit Data Bus**
- **Superscalar Architecture**
 - Two Pipelined Integer Units are Capable of 2 Instructions/Clock
 - Pipelined Floating Point Unit
- **Separate Code and Data Caches**
 - 8K Code, 8K Write Back Data
 - MESI Cache Protocol
- **Advanced Design Features**
 - Branch Prediction
 - Virtual Mode Extensions
- **3.3V BiCMOS Silicon Technology**
- **4M Pages for Increased TLB Hit Rate**
- **IEEE 1149.1 Boundary Scan**
- **Dual Processing Configuration**
- **Multi-Processor Support**
 - Multiprocessor Instructions
 - Support for Second Level Cache
- **On-Chip Local APIC Controller**
 - MP Interrupt Management
 - 8259 Compatible
- **Internal Error Detection Features**
- **Upgradable with a Future Pentium™ OverDrive™ Processor**
- **Power Management Features**
 - System Management Mode
 - Clock Control
- **Fractional Bus Operation**
 - 100-MHz Core / 66-MHz Bus
 - 100-MHz Core / 50-MHz Bus
 - 90-MHz Core / 60-MHz Bus

The Pentium processor (735\90, 815\100) extends the Pentium processor family, providing performance needed for mainstream desktop applications as well as for workstations and servers. The Pentium processor is compatible with the entire installed base of applications for DOS, Windows, OS/2, and UNIX. The Pentium processor (735\90, 815\100) superscalar architecture can execute two instructions per clock cycle. Branch prediction and separate caches also increase performance. The pipelined floating point unit delivers workstation level performance. Separate code and data caches reduce cache conflicts while remaining software transparent. The Pentium processor (735\90, 815\100) has 3.3 million transistors and is built on Intel's advanced 3.3V BiCMOS silicon technology. The Pentium processor (735\90, 815\100) has on-chip dual processing support, a local multiprocessor interrupt controller, and SL power management features.



‡ Other brands and trademarks are the property of their respective owners.



ABOUT THIS MANUAL

The *Pentium™ Processor Family User's Manual, Volume 1: Pentium™ Processor Family Data Book* is divided into two parts. Part I, Chapters 1 to 16, contains information pertaining to the entire Pentium Processor family as well as information specific to the Pentium Processor at iCOMP index 510\60 MHz and to the Pentium Processor at iCOMP index 567\66 MHz. Part II, Chapters 17 to 32, contains information that pertains only to the Pentium Processor at iCOMP 735\90 MHz and the Pentium Processor at iCOMP index 815\100 MHz.

The name "Pentium Processor (510\60, 567\66)" will be used in this document to refer to the Pentium Processor at iCOMP index 510\60 MHz and at iCOMP index 567\66 MHz. The name "Pentium Processor (735\90, 815\100)" will be used in this document to refer to the Pentium Processor at iCOMP 735\90 MHz and at iCOMP index 815\100 MHz. "Pentium Processor" will be used in this document to refer to the entire Pentium Processor family in general.

Since the majority of the information in Part I also applies to the Pentium Processor (735\90, 815\100), Part II will be used to describe the additional features and differences of the Pentium Processor (735\90, 815\100) as compared to the Pentium Processor (510\60, 567\66).



TABLE OF CONTENTS

PART I — Pentium™ Processor (510\60, 567\66)

CHAPTER 1

PINOUT

	Page
1.1. PINOUT AND PIN DESCRIPTIONS	1-1
1.1.1. Pentium™ Processor (510\60, 567\66) Pinout	1-1
1.2. DESIGN NOTES	1-6
1.3. QUICK PIN REFERENCE	1-6
1.4. PIN REFERENCE TABLES	1-14
1.5. PIN GROUPING ACCORDING TO FUNCTION	1-17
1.6. OUTPUT PIN GROUPING ACCORDING TO WHEN DRIVEN	1-18

CHAPTER 2

MICROPROCESSOR ARCHITECTURE OVERVIEW

CHAPTER 3

COMPONENT OPERATION

3.1. PIPELINE AND INSTRUCTION FLOW	3-1
3.1.1. Pentium™ Processor Pipeline Description and Improvements	3-2
3.1.1.1. INSTRUCTION PREFETCH	3-3
3.1.2. Instruction Pairing Rules	3-4
3.2. BRANCH PREDICTION	3-5
3.3. WRITE BUFFERS AND MEMORY ORDERING	3-6
3.3.1. External Event Synchronization	3-7
3.3.2. Serializing Operations	3-7
3.3.3. Linefill and Writeback Buffers	3-8
3.4. EXTERNAL INTERRUPT CONSIDERATIONS	3-9
3.5. MODEL SPECIFIC REGISTERS	3-9
3.6. FLOATING-POINT UNIT	3-10
3.6.1. Floating-Point Pipeline Stages	3-10
3.6.2. Instruction Issue	3-11
3.6.3. Safe Instruction Recognition	3-11
3.6.4. Bypasses	3-12
3.6.5. Branching Upon Numeric Condition Codes	3-13
3.7. ON-CHIP CACHES	3-13
3.7.1. Cache Organization	3-14
3.7.2. Cache Structure	3-15
3.7.3. Cache Operating Modes	3-16
3.7.4. Page Cacheability	3-18
3.7.4.1. PCD AND PWT GENERATION	3-18

	Page
3.7.5. Inquire Cycles	3-21
3.7.6. Cache Flushing	3-21
3.7.7. Data Cache Consistency Protocol (MESI Protocol)	3-21
3.7.7.1. STATE TRANSITION TABLES	3-22
3.7.7.1.1. Read Cycle	3-22
3.7.7.1.2. Write Cycle	3-23
3.7.7.1.3. Inquire Cycles (Snooping)	3-25
3.7.7.2. PENTIUM™ PROCESSOR CODE CACHE CONSISTENCY PROTOCOL	3-26

CHAPTER 4

MICROPROCESSOR INITIALIZATION AND CONFIGURATION

4.1. POWER UP SPECIFICATIONS	4-1
4.2. TEST AND CONFIGURATION FEATURES (BIST, FRC, TRISTATE TEST MODE) ..	4-1
4.2.1. Built In Self Test	4-2
4.2.2. Tristate Test Mode	4-2
4.2.3. Functional Redundancy Checking	4-2
4.3. INITIALIZATION WITH RESET, INIT AND BIST	4-3
4.3.1. Recognition of Interrupts After RESET	4-5
4.3.2. Pin State During/After RESET	4-5

CHAPTER 5

HARDWARE INTERFACE

5.1. DETAILED PIN DESCRIPTIONS	5-2
5.1.1. A20M#	5-3
5.1.2. A31-A3	5-4
5.1.3. ADS#	5-6
5.1.4. AHOLD	5-8
5.1.5. AP	5-10
5.1.6. APCHK#	5-12
5.1.7. BE7#-BE0#	5-13
5.1.8. BOFF#	5-15
5.1.9. BP[3:2], PM/BP[1:0]	5-17
5.1.10. BRDY#	5-18
5.1.11. BREQ	5-20
5.1.12. BT3-BT0	5-21
5.1.13. BUSCHK#	5-22
5.1.14. CACHE#	5-23
5.1.15. CLK	5-24
5.1.16. D/C#	5-25
5.1.17. D63-D0	5-26
5.1.18. DP7-DP0	5-27
5.1.19. EADS#	5-29
5.1.20. EWBE#	5-30
5.1.21. FERR#	5-31
5.1.22. FLUSH#	5-33
5.1.23. FRCMC#	5-35
5.1.24. HIT#	5-36
5.1.25. HITM#	5-37

	Page
5.1.26. HLDA	5-38
5.1.27. HOLD	5-40
5.1.28. IBT	5-41
5.1.29. IERR#	5-42
5.1.30. IGNNE#	5-43
5.1.31. INIT	5-44
5.1.32. INTR	5-46
5.1.33. INV	5-47
5.1.34. IU	5-48
5.1.35. IV	5-49
5.1.36. KEN#	5-50
5.1.37. LOCK#	5-51
5.1.38. M/IO#	5-52
5.1.39. NA#	5-53
5.1.40. NMI	5-54
5.1.41. PCD	5-55
5.1.42. PCHK#	5-56
5.1.43. PEN#	5-57
5.1.44. PM/BP[1:0]	5-58
5.1.45. PRDY	5-59
5.1.46. PWT	5-60
5.1.47. R/S#	5-61
5.1.48. RESET	5-63
5.1.49. SCYC	5-65
5.1.50. SMI#	5-66
5.1.51. SMIACK#	5-67
5.1.52. TCK	5-68
5.1.53. TDI	5-69
5.1.54. TDO	5-70
5.1.55. TMS	5-71
5.1.56. TRST#	5-72
5.1.57. W/R#	5-73
5.1.58. WB/WT#	5-74

CHAPTER 6

BUS FUNCTIONAL DESCRIPTION

6.1. PHYSICAL MEMORY AND I/O INTERFACE	6-1
6.2. DATA TRANSFER MECHANISM	6-2
6.2.1. Interfacing With 8-, 16-, 32-, and 64-Bit Memories	6-5
6.3. BUS CYCLES	6-10
6.3.1. Single-Transfer Cycle	6-12
6.3.2. Burst Cycles	6-14
6.3.2.1. BURST READ CYCLES	6-15
6.3.2.2. BURST WRITE CYCLES	6-17
6.3.3. Locked Operations	6-19
6.3.3.1. PROGRAMMER GENERATED LOCKS AND SEGMENT DESCRIPTOR UPDATES	6-19
6.3.3.1.1. Cached Lines in the Modified (M) State	6-19
6.3.3.1.2. Non-Cached (I-State), S-State and E-State Lines	6-20

	Page
6.3.3.2. PAGE TABLE/DIRECTORY LOCKED CYCLES	6-20
6.3.3.2.1. Cached Lines in the Modified (M) State	6-20
6.3.3.2.2. Non-Cached (I-State), S-State and E-State Lines	6-20
6.3.3.3. LOCK# OPERATION DURING AHOLD/HOLD/BOFF#	6-20
6.3.3.4. INQUIRE CYCLES DURING LOCK#	6-21
6.3.3.5. LOCK# TIMING AND LATENCY	6-21
6.3.4. BOFF#	6-24
6.3.5. Bus Hold	6-26
6.3.6. Interrupt Acknowledge	6-28
6.3.7. Flush Operations	6-29
6.3.8. Special Bus Cycles	6-29
6.3.9. Bus Error Support	6-31
6.3.10. Pipelined Cycles	6-31
6.3.10.1. KEN# AND WB/WT# SAMPLING FOR PIPELINED CYCLES	6-33
6.4. CACHE CONSISTENCY CYCLES (INQUIRE CYCLES)	6-35
6.4.1. Restrictions on Deassertion of AHOLD	6-40
6.4.2. Rate of Inquire Cycles	6-43
6.4.3. Internal Snooping	6-43
6.4.4. Snooping Responsibility	6-43
6.5. BUS DIFFERENCES BETWEEN THE Intel486™ MICROPROCESSOR AND THE PENTIUM™ PROCESSOR	6-46
6.6. BUS STATE DEFINITION	6-48
6.6.1. State Transitions	6-51
6.6.2. Dead Clock Timing Diagrams	6-52

CHAPTER 7

ELECTRICAL SPECIFICATIONS

7.1. POWER AND GROUND	7-1
7.2. DECOUPLING RECOMMENDATIONS	7-1
7.3. CONNECTION SPECIFICATIONS	7-1
7.4. MAXIMUM RATINGS	7-1
7.5. DC SPECIFICATIONS	7-2
7.6. A.C. SPECIFICATIONS	7-4
7.7. OVERSHOOT/UNDERSHOOT GUIDELINES	7-16

CHAPTER 8

I/O BUFFER MODELS

8.1. INPUT DIODE MODELS	8-6
-------------------------------	-----

CHAPTER 9

MECHANICAL SPECIFICATIONS

CHAPTER 10

THERMAL SPECIFICATIONS

**CHAPTER 11
TESTABILITY**

	Page
11.1. BUILT IN SELF TEST (BIST)	11-1
11.2. TRISTATE TEST MODE	11-2
11.3. IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN MECHANISM	11-2
11.3.1. Pentium Processor Test Access Port (TAP)	11-2
11.3.1.1. TAP PINS	11-4
11.3.1.2. TAP REGISTERS	11-4
11.3.1.3. TAP CONTROLLER STATE DIAGRAM	11-7
11.3.2. Boundary Scan	11-11
11.3.2.1. PENTIUM PROCESSOR BOUNDARY SCAN TAP INSTRUCTION SET	11-12

**CHAPTER 12
ERROR DETECTION**

12.1. INTERNAL ERROR DETECTION	12-1
12.2. ERROR DETECTION AT PENTIUM PROCESSOR INTERFACE	12-2
12.2.1. Address Parity	12-2
12.2.2. Data Parity	12-3
12.2.2.1. MACHINE CHECK EXCEPTION AS A RESULT OF A DATA PARITY ERROR	12-4
12.2.3. Machine Check Exception	12-5
12.2.4. Bus Error	12-6
12.2.5. Functional Redundancy Checking	12-7

**CHAPTER 13
EXECUTION TRACING**

13.1. TEST REGISTER 12	13-2
------------------------------	------

**CHAPTER 14
PENTIUM™ PROCESSOR (510/60, 567/66) POWER MANAGEMENT**

14.1. SYSTEM MANAGEMENT INTERRUPT PROCESSING	14-1
14.1.1. System Management Interrupt (SMI#)	14-2
14.1.2. SMI Active (SMIACT#)	14-3
14.2. SMM — SYSTEM DESIGN CONSIDERATIONS	14-5
14.2.1. SMRAM Interface	14-5
14.2.2. Cache Flushes	14-6
14.2.3. A20M# Pin	14-9
14.2.4. SMM And Second Level Write Buffers	14-10

**CHAPTER 15
DEBUGGING**

15.1. DESIGNING IN A DEBUG PORT	15-1
15.1.1. Debug Connector Description	15-1
15.1.2. Signal Descriptions	15-2
15.1.3. Signal Quality Notes	15-3
15.1.4. Implementation Examples	15-3

CHAPTER 16**FUTURE PENTIUM™ OVERDRIVE™ PROCESSOR FOR
PENTIUM™ PROCESSOR (510\60, 567\66)-BASED SYSTEMS**

	Page
SOCKET SPECIFICATION	
16.1. INTRODUCTION	16-1
16.1.1. Upgrade Objectives	16-1
16.1.2. Intel Verification Program	16-2
16.1.3. Functional Differences to the Pentium™ Processor (510\60, 567\66)	16-2
16.1.3.1. DEBUG FEATURE DIFFERENCES	16-2
16.1.3.2. Feature Enhancements	16-3
16.2. Future Pentium™ OverDrive™ Processor Socket	16-3
16.3. SOCKET 4 PINOUT	16-5
16.4. ELECTRICAL SPECIFICATIONS	16-7
16.4.1. Absolute Maximum Ratings For Upgrade	16-7
16.4.2. D.C. Specifications	16-8
16.4.3. A.C. Specifications	16-8
16.5. MECHANICAL SPECIFICATIONS	16-8
16.6. THERMAL SPECIFICATIONS	16-11
16.7. TESTABILITY	16-13
16.7.1. Boundary Scan	16-13
16.8. INTEL VERIFICATION PROGRAM	16-14

PART II — Pentium™ Processor (735\90, 815\100)**CHAPTER 17****PINOUT**

17.1. PINOUT AND CROSS REFERENCE TABLES	17-1
17.1.1. Pinout	17-2
17.1.2. Pin Cross Reference Table	17-4
17.2. DESIGN NOTES	17-6
17.3. QUICK PIN REFERENCE	17-7
17.4. PIN REFERENCE TABLES	17-17

CHAPTER 18**MICROPROCESSOR ARCHITECTURE OVERVIEW**

18.1. PROCESSOR OBJECTIVES	18-2
18.2. PENTIUM™ PROCESSOR (735\90, 815\100) DIFFERENCES FROM PENTIUM™ PROCESSOR (510\60, 567\66)	18-3
18.2.1. Pinout and Package	18-3
18.2.2. CPUTYP Pin	18-4
18.2.3. Up To 100-MHz Internal Core Frequency	18-4
18.2.4. Fractional Speed Bus	18-4
18.2.5. 3.3V And 5V Power Supply	18-5
18.2.6. Lower Power Dissipation	18-5
18.2.7. Dual Processor Support	18-5
18.2.8. Local APIC Interrupt Controller	18-6
18.2.9. Power Management Features	18-6
18.2.10. Breakpoint Pins	18-6

	Page
18.2.11. Hi-Z TAP Instruction	18-6
18.2.12. Bus Cycles	18-7
18.2.13. HOLD Latency	18-7
18.2.14. Interrupt Priorities	18-7
18.3. SUMMARY OF DUAL PROCESSING DIFFERENCES FROM UNI-PROCESSING	18-8
18.3.1. Locked Cycle Sequences	18-8
18.3.2. Cycle Pipelining	18-8
18.3.3. Cycle Ordering Due to BOFF#	18-9
18.3.4. Cache Line State	18-9
18.3.5. Back-to-Back Cycles	18-9
18.3.6. Address Parity Checking	18-10
18.3.7. Synchronous Flush# and Reset	18-10
18.3.8. PCHK# Assertion	18-10
18.3.9. Flush Cycles	18-10
18.3.10. Floating Point Error Handling	18-11
18.4. INTRODUCTION TO DUAL PROCESSOR MODE	18-11
18.4.1. Dual Processing Terminology	18-12
18.4.2. New Pins / Pin Modifications	18-13
18.4.3. Dual Processing Overview	18-14
18.4.3.1. CONCEPTUAL OVERVIEW	18-14
18.4.3.2. ARBITRATION OVERVIEW	18-15
18.4.3.3. CACHE COHERENCY OVERVIEW	18-16

CHAPTER 19

COMPONENT OPERATION

19.1. FEATURES AND DIFFERENCES	19-1
19.1.1. Fractional Speed Bus	19-1
19.1.2. Selectable Buffer Sizes	19-4
19.1.3. Power Management: I/O Instruction Restart	19-4
19.1.4. Power Management: Stop Clock and AutoHalt Powerdown	19-4
19.1.5. APIC Interrupt Controller	19-5
19.1.6. Interrupt Priorities	19-5
19.1.7. CPUID Instruction	19-6
19.1.8. Bus Cycle and Latency Differences	19-7
19.1.9. Breakpoint Signals	19-8
19.1.10. New Tap Instruction: Hi-Z	19-8
19.2. APIC INTERRUPT CONTROLLER	19-8
19.2.1. APIC Configuration Modes	19-10
19.2.1.1. NORMAL MODE	19-11
19.2.1.2. BYPASS MODE	19-11
19.2.1.3. THROUGH LOCAL MODE	19-11
19.2.1.4. MASKED MODE	19-12
19.2.1.4.1. Software Disabling Implications	19-12
19.2.1.5. DUAL PROCESSING WITH THE LOCAL APIC	19-12
19.2.2. Loading the APIC ID	19-13
19.2.3. Response to HOLD	19-13

CHAPTER 20**MICROPROCESSOR INITIALIZATION AND CONFIGURATION****Page**

20.1. MANAGING AND DESIGNING WITH THE SYMMETRICAL DUAL PROCESSING CONFIGURATION	20-1
20.1.1. Dual Processor Bootup Protocol	20-1
20.1.1.1. BOOTUP OVERVIEW	20-1
20.1.1.2. BIOS / OPERATING SYSTEM REQUIREMENTS	20-1
20.1.1.3. SYSTEM REQUIREMENTS	20-2
20.1.1.4. STARTUP BEHAVIOR	20-2
20.1.1.5. DUAL PROCESSOR OR UPGRADE PRESENCE INDICATION	20-3
20.1.2. Dual Processor Arbitration	20-3
20.1.2.1. BASIC DP ARBITRATION MECHANISM	20-4
20.1.2.2. DP ARBITRATION INTERFACE	20-4
20.1.2.3. DP ARBITRATION FROM A PARKED BUS	20-7
20.1.3. Dual Processor Cache Consistency	20-8
20.1.3.1. BASIC CACHE CONSISTENCY MECHANISM	20-8
20.1.3.2. CACHE CONSISTENCY INTERFACE	20-9
20.1.3.3. PIN MODIFICATIONS DUE TO THE DUAL PROCESSOR	20-10
20.1.3.4. LOCKED CYCLES	20-10
20.1.3.4.1. Locked Cycle Cache Consistency	20-10
20.1.3.5. EXTERNAL SNOOP EXAMPLES	20-11
20.1.3.5.1. Example 1: During a Write to an M State Line	20-11
20.1.3.5.2. Example 2: During an MRM Self-Backoff	20-13
20.1.3.6. STATE TRANSITIONS DUE TO DP CACHE CONSISTENCY	20-15
20.2. DESIGNING WITH SYMMETRICAL DUAL PROCESSORS	20-18
20.2.1. Dual Processor Bus Interface	20-19
20.2.1.1. INTRA- AND INTER-PROCESSOR PIPELINING	20-19
20.2.1.2. FLUSH# CYCLES	20-20
20.2.1.3. ARBITRATION EXCHANGE — WITH BUS PARKING	20-21
20.2.1.4. BOFF#	20-22
20.2.1.5. BUS HOLD	20-22
20.2.2. Dual Processing Power Management	20-23
20.2.2.1. STPCLK#	20-23
20.2.2.2. SYSTEM MANAGEMENT MODE	20-23
20.2.3. Other Dual Processor Considerations	20-23
20.2.3.1. STRONG WRITE ORDERING	20-23
20.2.3.2. BUS SNARFING	20-23
20.2.3.3. INTERRUPTS	20-24
20.2.3.4. INIT SEQUENCES	20-24
20.2.3.5. BOUNDARY SCAN	20-24
20.2.3.6. PRESENCE OF A PROCESSOR IN SOCKET 5	20-25
20.2.3.7. MRM PROCESSOR INDICATION	20-25
20.2.4. Dual Processor Pin Functions	20-26

CHAPTER 21**HARDWARE INTERFACE**

21.1. DETAILED PIN DESCRIPTIONS	21-1
21.1.1. A20M#	21-2
21.1.2. ADS#	21-3
21.1.3. ADSC#	21-4

	Page
21.1.4. APCHK#	21-5
21.1.5. APICEN	21-6
21.1.6. BE4#-BE0#	21-7
21.1.7. BF	21-9
21.1.8. BP3-BP0	21-10
21.1.9. BRDYC#	21-11
21.1.10. CACHE#	21-12
21.1.11. CPUTYP	21-13
21.1.12. D/C#	21-14
21.1.13. D/P#	21-15
21.1.14. DPEN#	21-16
21.1.15. FERR#	21-17
21.1.16. FLUSH#	21-18
21.1.17. HIT#	21-19
21.1.18. HITM#	21-20
21.1.19. HLDA	21-21
21.1.20. IGNNE#	21-22
21.1.21. INTR	21-23
21.1.22. LINT1-LINT0	21-24
21.1.23. LOCK#	21-25
21.1.24. M/IO#	21-26
21.1.25. NMI	21-27
21.1.26. PBGNT#	21-28
21.1.27. PBREQ#	21-29
21.1.28. PCHK#	21-30
21.1.29. PHIT#	21-31
21.1.30. PHITM#	21-33
21.1.31. PICCLK	21-34
21.1.32. PICD1-PICD0	21-35
21.1.33. RESET	21-36
21.1.34. SCYC	21-37
21.1.35. SMIACK#	21-38
21.1.36. STPCLK#	21-39
21.1.37. VCC	21-41
21.1.38. W/R#	21-42

CHAPTER 22

BUS FUNCTIONAL DESCRIPTION

CHAPTER 23

ELECTRICAL SPECIFICATIONS

23.1. ELECTRICAL DIFFERENCES OF PENTIUM™ PROCESSOR (735\90, 815\100) FROM PENTIUM™ PROCESSOR (510\60, 567\66)	23-1
23.1.1. 3.3V Power Supply	23-1
23.1.2. 3.3V Inputs And Outputs	23-2
23.1.3. 3.3V Buffer Models	23-2
23.2. ABSOLUTE MAXIMUM RATINGS	23-3
23.3. D.C. SPECIFICATIONS	23-3

	Page
23.4. A.C. SPECIFICATIONS	23-6
23.4.1. Private Bus	23-6
23.4.2. Power And Ground.....	23-7
23.4.3. Decoupling Recommendations	23-7
23.4.4. Connection Specifications	23-8
23.4.5. A.C. Timing Tables.....	23-8
23.4.5.1. A.C. TIMING TABLE FOR A 50-MHZ BUS.....	23-8
23.4.5.2. A.C. TIMING TABLES FOR A 60-MHZ BUS	23-13
23.4.5.3. A.C. TIMING TABLES FOR A 66-MHZ BUS	23-18

CHAPTER 24**I/O BUFFER MODELS**

24.1. BUFFER MODEL PARAMETERS	24-5
24.2. SIGNAL QUALITY SPECIFICATIONS.....	24-8
24.2.1. Ringback.....	24-8
24.2.2. Settling Time	24-9

CHAPTER 25**MECHANICAL SPECIFICATIONS****CHAPTER 26****THERMAL SPECIFICATIONS**

26.1. MEASURING THERMAL VALUES	26-1
26.1.1. Thermal Equations and Data	26-2

CHAPTER 27**TESTABILITY**

27.1. BOUNDARY SCAN 3.3V CONSIDERATIONS	27-1
27.2. BOUNDARY SCAN CHAIN	27-1

CHAPTER 28**ERROR DETECTION****CHAPTER 29****EXECUTION TRACING**

29.1. EXECUTION TRACING CHANGES	29-1
---------------------------------------	------

CHAPTER 30**POWER MANAGEMENT**

30.1. PENTIUM PROCESSOR (735\90, 815\100) POWER MANAGEMENT DIFFERENCES VS.PENTIUM PROCESSOR (510\60, 567\66)	30-1
30.2. SYSTEM MANAGEMENT INTERRUPT VIA APIC	30-1
30.3. I/O INSTRUCTION RESTART.....	30-2
30.3.1. SMI# Synchronization For I/O Instruction Restart	30-2
30.4. SMM - DUAL PROCESSING CONSIDERATIONS.....	30-2
30.4.1. SMI# Delivery.....	30-2
30.4.2. SMIACK#	30-4
30.4.3. Cache Flushes	30-4