

# **computer science and multiple-valued logic theory and applications**

**edited by**

**david c. rine**

# computer science and multiple-valued logic theory and applications

edited by

david c. rine

revised edition



1984

north-holland – amsterdam · new york · oxford

 Elsevier Science Publishers B.V., 1984

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without prior permission of the publisher

ISBN: 0 444 86882 8

First edition: 1977

Second (revised) edition 1984

*Published by*

ELSEVIER SCIENCE PUBLISHERS B.V

P.O. Box 1991

1000 BZ Amsterdam

The Netherlands

*Sole distributors for the U.S.A. and Canada:*

ELSEVIER SCIENCE PUBLISHING COMPANY, INC

52 Vanderbilt Avenue

New York, NY 10017

U.S.A.

**Library of Congress Cataloging in Publication Data**

Main entry under title:

Computer science and multiple-valued logic.

Includes bibliographies.

1. Switching theory. 2. Logic circuits. 3. Threshold logic. 4. Many-valued logic. I. Rine, David C.

QA268.5.C65 1984 511.3 84-5965

ISBN 0-444-86882-8 (U.S.)

**PRINTED IN THE NETHERLANDS**

# list of contributors

- George ABRAHAM, Naval Research Laboratory, Washington, DC, U.S.A.  
C. Michael ALLEN, Dept. of Electrical Engineering, University of North Carolina at Charlotte, Charlotte, NC 28213, U.S.A.  
Robert C. BRADDOCK, ITT-Gilfillan Incorporated, 7821 Orion Avenue, Van Nuys, CA 91409, U.S.A.  
Melvin A. BREUER, Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA 90007, U.S.A.  
Jon T. BUTLER, Dept. of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60201, U.S.A.  
Peter T. CHEUNG, Packard Instrument Co., Downers Grove, IL U.S.A.  
K.-W. CHIANG, Dept. of Electrical Engineering, University of Toronto, Canada  
Tich T. DAO, Design Engineering, Fairchild Camera and Instrument Company, Santa Clara, CA, U.S.A.  
Edgar DUCASSE, Dept. of Computer and Information Science, Brooklyn College, C.U.N.Y., Brooklyn, NY 11236, U.S.A.  
George EPSTEIN, San Francisco State University, San Francisco, CA 94132, U.S.A.  
Gideon FRIEDER, Scientific Center; IBM Israel Ltd., Technion City, Haifa, Israel  
Donald D. GIVONE, Dept. of Electrical Engineering, Parker Engineering Building, State University of New York at Buffalo, Buffalo, NY 14214, U.S.A.  
A. HORN, University of Southern California, Los Angeles, CA 90007, U.S.A.  
M. HU, Shanghai Institute of Railway Technology, Shanghai, The People's Republic of China.  
Hans G. KERKHOFF, Dept. of Electrical Engineering, Twente University of Technology, Enschede, The Netherlands.  
Marvin E. LIEBLER, Westinghouse Co., Buffalo, NY, U.S.A.  
Ryszard S. MICHALSKI, Dept. of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL 61801, U.S.A.  
Claudio MORAGA, Dept. of Informatics, University of Dortmund, 46 Dortmund 50, F.R.G.  
H. MOUFTAH, Dept. of Electrical Engineering, University of Toronto, Canada.  
David C. RINE, Computer Science Dept., Western Illinois University, Macomb, IL 61455, U.S.A.  
Robert P. ROESSER, Dept. of Electrical Engineering, Wayne State University, Detroit, MI 48202, U.S.A.  
Ivo G. ROSENBERG, University of Montreal, C.P. 6128 Montreal 101, Quebec, Canada.  
A. SEN, Computer Science Unit, Indian Statistical Institute, Calcutta, India.

- A. SEN GUPTA**, Computer Science Dept., University of South Carolina, Columbia, SC 29208, U.S.A.
- K. C. SMITH**, Depts. of Electrical Engineering & Computer Science, University of Toronto, Canada.
- William R. SMITH**, Dept. of Electrical Engineering, University of Bridgeport, CT 06602, U.S.A.
- Moshe STARK**, Peripheral Components Engineering, Intel Corporation, Haifa, Israel.
- Stephen Y. H. SU**, Dept. of Electrical Engineering, State University of New York at Binghamton, Binghamton, NY 13901, U.S.A.
- Stanislaw J. SURMA**, Australian National University, Canberra, Australia.
- T. TRACZYK**, Koszkoma 75.m.27, 00-662 Warszawa, Poland.
- Z.G. VRANESIC**, Depts. of Electrical Engineering & Computer Science, University of Toronto, Canada.
- Anthony S. WOJCIK**, Dept. of Computer Science, Illinois Institute of Technology, Chicago, IL 60616, U.S.A.
- Hideki YAMANAKA**, ITT-Gilfillan Incorporated, 7821 Orion Avenue, Van Nuys, CA 91409, U.S.A.

# preface

This preface briefly acquaints the reader to the book and its preparation, whereas the introductory chapter introduces the reader to the area of multiple-valued logic and how and why it has become related to computer science.

This book is aimed at those computer engineers, computer scientists, applied mathematicians and physicists who are not experts in the area of multiple-valued logic as the discipline pertains to computer engineering and computer science. Thus its primary goal is to convince these people that multiple-valued logic is indeed both intellectually challenging and practically applicable.

It was decided in conversations with a number of engineers, computer scientists and potentially interested people including design engineers that several outstanding scientists, luminaries capable of explaining our basic concepts in an interesting way, should be asked to write an updated 'handbook' of ideas contained in the better papers. With the exception of a handful of good classical works by Epstein this expectation has been carried out.

Many new developments have recently taken place in computer science and multiple-valued logic. For example, computer device technologies along with (V)LSI circuit design and testing considerations are new and extremely important fields. In fact, there is a good chance that the impact of multiple-valued testing and verification considerations will be at least as important as device and circuit considerations in the use and design of fifth and sixth generation computing and data processing systems.

The organization of this documentary is top-down in its design in that the book is divided into five parts, after a summary introduction.

I Algebraic theory.

II Logic design and switching theory.

III Threshold logic design.

IV Physical components and implementations.

V Applications and implementations

Each part has been broken down into several monographs or chapters, each chapter having been designed by one or more scientists. However the flow and sense from chapter to chapter is continuous. The flow between parts has been made continuous by means of introductory remarks and conclusions for each section.

The Introduction (Chapter 1) provides the new reader with interesting foundations, history and motivation for considering multiple-valued logic design and applications from both intellectual and practical points of view. No particular advanced technical background is assumed of the reader; likewise, the first portion of each monograph is written in such a way that important concepts or reasons for considering a given area can be grasped by each new reader. Since the book relates to computer science and engineering, many interesting considerations from ancient

history have not been mentioned due to lack of space. However, a conspectus on the history can be found in Rescher[41]. A short but precise historical summary of multiple-valued logic as it is related to computer science can be found in a paper by Epstein, Frieder, and Rine [14], as well as in surveys by Vranesic, Smith et al [59]. Papers which could date the beginning of multiple-valued logic and modern digital computer systems are those of Grosth [20] and Metze [31].

Part I on algebraic theory gives the applied mathematical foundations for much of multiple-valued logic as related to computer science. The reader who is either partially familiar with these interesting relations or who is more immediately interested in only logic design and switching theory may wish to turn directly to Part II. Modern axioms and properties of Post algebras are nicely summarized by Traczyk[54], a Polish scientist; while Surma[53] presents a general algorithm for axiomatizing every finite logic. Relationships between Post and Boolean algebras have been studied by Wojcik and Metze[60, 61]. Completeness properties of multiple-valued logic and switching theory have been documented by Rosenberg[45] and Patt[35]. Abstractions and extensions of Post algebras have recently been introduced by Epstein[11, 12, 14], one interesting concept being that of a P-algebra; Epstein has, also, given an important equational axiomatization for the disjoint system of Post algebras[13]. Interestingly enough, Nutter, Swartwout, and Rine[37] have shown that many multiple-valued logic algebras are isomorphically equivalent to Post algebras.

Part II of this book covers logic design and switching theory. This section gives important models for computer subsystems and evaluates multiple-valued logic design criteria directly related to cost. Initially, applications of multiple-valued logic systems to circuits were studied by Metze[31] and Yoeli and Rosenfeld[62]. Since various algorithms for minimizing Boolean logic systems, for example the Quine-McCluskey technique, have been of interest, it must be noted that much research has also been directed toward the "minimizing" of multiple-valued logic systems. While this general problem is still open and is far more difficult for the multiple-valued logic cases and presents itself as a "can-of-worms", computer minimization techniques have seen partial success through the ongoing work of Allen and Givone[3], Su and Cheung[52], W. R. Smith[50], and Ostapko, Cain, and Hong[38]. Hazards and cost analyses of hazard-free logic systems have always been an important topic of investigation in computer engineering. DuCasse and Metze[10] and others[24] are studying this problem. Also, fault detection using multiple-valued test machines has been studied by Sheppard and Vranesic[40], while a multilevel balanced code with redundant digits was investigated by Asabe and Tezuka[4]. Treatment of error signals was reported by Breuer and Epstein[7]. Finally, multiple-valued logic symmetric functions and their properties were well-noted by S. C. and E. T. Lee[28] and also by Cheung and Su[8].

Threshold Logic Design, covered in Part III, is an extremely important area of computer engineering and logic design in its own right. Multiple-valued variable-threshold logic is being investigated by Aibara, Takamatsu, and Murakami, while applications of multiple-valued threshold logic to digital computer arithmetic were discovered by the Finnish computer engineers, Koukkunen and Ojala[26]. On the other hand, Druzeta and Sedra[9] have made good progress by using multiple-

threshold circuits in the design of multi-state storage elements. Finally, it must be mentioned that Moraga has achieved excellent results in the study of nonlinear [33], minimal [37], and periodic [34] ternary threshold logic systems. Another good summary paper is that of Vranesic and Hamacher on threshold logic in fast ternary multipliers [50]. Along the same lines is the work on multifunction threshold gates by Hampel [23].

It goes without saying from a commercial-industrial point of view that Parts IV and V, physical components and implementations and applications, are very important for computer engineering. Historically, despite relatively little effort being put into the design of electronic circuits for multiple-valued logic, there has been a very encouraging evolutionary trend towards many more practical realizations. In the past implementations had suffered from insufficient utilization of integrated circuit techniques. In the past, for example, stray capacitance in complex discrete circuits had led to slow operating characteristics. However, additional components and the miniaturization possible with integrated circuit technology is now leading to a much improved speed performance. Once the speed problems are overcome, the natural and very valuable advantages of multiple-valued logic techniques in the reduction of wiring complexity, a big cost factor in building present day computers, will assert themselves. The computer engineering group at the University of Toronto made elegant strides in constructing and implementing multiple-valued logic physical components; I mention the work of Vranesic and Smith [56, 57] and Sebastian and Vranesic [47]. One must also mention the independent work on multiple-valued integrated circuits by Abraham [1] at the Naval Research Laboratory. A new concept for ternary logic elements has been reported by Etienne and Israel [16], while Mouftah and Jordan [35] have reported success on integrated circuits for ternary logic. Shiva and Nagle [49] at Auburn University advanced technology on multiple-valued memory elements, while Strasilla [57] in Switzerland made excellent headway on a multiple-valued logic memory system using capacitor storage. Also in the area of physical components Irving and Nagle [25] invented an approach to multiple-valued sequential logic. Historically, Braddock, Epstein, and Yamanaka [6] hold an original patent on a multiple-valued logic design and application in binary computers. The work of Metze [31] also deserves mention in this section.

Part V, applications and implementations, contains new material since the first edition of this book was published in 1977. Section A includes reports of recent work on multiple-valued logic devices, whereas Section B includes new chapters on circuit design and testing. Section C includes other applications related to programming and Walsh functions.

Microprogramming made it possible sensibly to study the emulation of multiple-valued logic computer systems; it is often better to build an emulator than an actual prototype of the system. It has been said that "emulation is the bridge between hardware and software". Frieder, Fong, Chao, and Luk [18, 19] used emulation to study a balanced ternary computer, particularly the arithmetic unit. On the other hand, Halpern and Yoeli [21] and Vranesic and Hamacher [22, 55] considered the actual hardware prototype of the arithmetic unit in their studies. Another good German reference is [5]. Of importance to testing in computer engineering, Rowe [46]



researched the generation by multiple-valued logic of pseudorandom noise, while Lam and Vranesic[27] reported the multiple-valued logic generation of pseudorandom numbers, potentially better than binary generation. Leibler and Roesser[29] described multiple-real-valued Walsh functions, while McDonald and Singh[30] extensively researched the extensions of the Weiner-Smith algorithm for multiple-valued logic synchronous sequential circuit design. Asabe and Tezuka[4] reported on the multilevel balanced code with redundant digits. In software applications, Rine[42, 43] mentioned applications of multiple-valued logic to programming languages and also to statistical decision theory[44]. Of interest to computer science, diagnostic pattern recognition and multiple-valued logic systems has been the variable-valued logic systems VL1 Project under the direction of R. S. Michalski[32]. Also of interest has been the work of Rasiowa[40] on a logical structure of mix-valued programs.

Aside from this book a good continuing reference on computer science and multiple-valued logic is the Proceedings of the Annual Symposium, Technical Committee on Multiple-valued Logic, IEEE Computer Society.

## References

- [1] G. Abraham, Variable radix multistable integrated circuits: Impact of electron physics on multiple-valued logic design, 1974 *Intern. Symp. on Multiple-Valued Logic, and Computer*, September 1974.
- [2] T. Aibara, Y. Takamatsu, and K. Murakami, Multiple-valued variable-threshold logic and its application to the realization of the set of boolean functions, *Proc 1973 Intern. Symp. on Multiple-Valued Logic*, Toronto, Canada.
- [3] C. M. Allen and D. D. Givone, A minimization technique for multiple-valued logic systems, *IEEE Trans. Computers*, C-17 (1968) 182-184.
- [4] T. Asabe and Y. Tezuka, Multilevel balanced code with redundant digits, *Proc 1972 Symp Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N.Y.
- [5] Arithmetisch Operationen Mit Binär Codierten Ternarzahlen, *AGEN*, 11 (1970) 55
- [6] R. Braddock, G. Epstein, and H. Yamanaka, Multiple-valued logic design and applications in binary computers, *Proc. 1971 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N.Y.
- [7] M. A. Breuer and G. Epstein, The smallest many-valued logic for treatment of complemented and uncomplemented error signals, *Proc 1973 Intern. Symp. on Multiple-Valued Logic*, Toronto, Canada.
- [8] P. Cheung and S. Su, Algebraic properties of multi-valued symmetric switching functions, *Proc. 1971 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N.Y.
- [9] A. Druzeta and A. S. Sedra, Multi-threshold circuits in the design of multi-state storage elements, *Proc. 1973 Intern. Symp. on Multiple-Valued Logic*, Toronto, Canada
- [10] E. G. DuCasse and G. A. Metz, Hazard-free realizations of boolean functions using post functions (Also, A cost analysis of hazard-free networks synthesized from monotone jump functions), *Proc. 1974 Intern. Symp. on Multiple-Valued Logic*, West Virginia University Morgantown, W.Va.
- [11] G. Epstein, On multiple-valued signal processing with limiting, *Proc 1971 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N.Y.

- [12] G. Epstein, P-Algebras, an abstraction from Post algebras, Tech. Rep., U.C.L.A. and The Indiana University, Bloomington, (1973)
- [13] G. Epstein, An equational axiomatization for the disjoint system of Post algebras, *IEEE Trans. Computers* C-22 (1973) 422-423.
- [14] G. Epstein, G. Frieder and D. Rine, The development of multiple-valued logic as related to computer science: A historical summary, *Computer*, September 1974. (And, a brief in *Proc. 1974 Intern. Symp. on Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va.).
- [15] G. Epstein and A. Horn, Chain based lattices, *Pac. J. Math* (1975).
- [16] D. Ettemble and M. Israel, A new concept for ternary logic elements, *Proc. 1974 Intern. Symp. Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va.
- [17] Final report on design of multiple-valued logic systems, *The Digital Systems Labs., SUNY at Buffalo, N.Y.* (June, 1970).
- [18] G. Frieder, A. Fong and C. Y. Chao, A balanced ternary computer, *Proc. 1973 Intern. Symp. on Multiple-Valued Logic*, Toronto, Canada.
- [19] G. Frieder and C. Luk, Algorithms for binary coded balanced and ordinary ternary operations, *SUNY Computer Science Report*, Buffalo, N.Y. (1974).
- [20] H. R. Groth, Signed ternary arithmetic, *Digital Computer Lab., MIT, Cambridge, Mass.*, Memorandum M-1496 (May 1954).
- [21] I. Halpern and M. Yoeli, Ternary Arithmetic Unit, *Proc. IEEE*, 115 (1968) 1385-1388
- [22] V. C. Hamacher and Z. Vranesic, Multivalued versus binary high speed multipliers, *Proc. 1971 Symp. on Theory and Application of Multiple-Valued Logic*, SUNY, Buffalo, N.Y.
- [23] D. Hampel, Multifunction Threshold Gates, *IEEE Trans. Computers*, C-22 (1973) 197-203
- [24] Hazard Detection in Combinational and Sequential Switching Circuits, *IBM J. Res. Develop.*, 9 (1965) 90-99.
- [25] T. A. Irving and H. T. Nagle, An approach to multi-valued sequential logic, *Proc. 1973 Intern. Symp. on Multiple-Valued Logic*, Toronto, Canada.
- [26] H. Koukkunen and L. Ojala, Some applications of many-valued threshold logic in digital arithmetic, *Proc. 1972 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N.Y.
- [27] C. L. Lam and Z. G. Vranesic, Multiple-valued pseudorandom number generators, *Proc. 1974 Intern. Symp. on Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va.
- [28] S. C. Lee and E. T. Lee, On Multivalued Symmetric Functions, *IEEE Trans. Computers*, March 1972.
- [29] M. Leibler and R. Roesser, Multiple-real-valued Walsh functions, *Proc. 1971 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N.Y.
- [30] J. F. McDonald and I. Singh, Extensions of the Weiner-Smith algorithm for  $m$ -ary synchronous sequential circuit design, *Proc. 1974 Intern. Symp. on Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va.
- [31] G. Metzger, An Application of Multivalued Logic Systems to Circuits, *Proc. Symp. on Circuit Analysis*, University of Illinois, (1955) pp. 11-1-11-14.
- [32] R. S. Michalski, Variable-valued logic systems-VL1, *Proc. 1974 Intern. Symp. on Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va.
- [33] C. Moraga, Non-linear ternary threshold logic, *Proc. 1972 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N.Y.
- [34] C. Moraga and J. Gutierrez, Multithreshold periodic ternary threshold logic, *Proc. 1974 Intern. Symp. on Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va.

- [35] H T. Mouftah and I B Jordan, Integrated circuits for ternary logic, *Proc. 1974 Intern Symp on Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va
- [36] J Nazarala and C Moraga, Minimal realization of ternary threshold functions, *Proc 1974 Intern Symp on Multiple-Valued Logic*, West Virginia University, Morgantown, W Va
- [37] R Nutter, R Swartwout and D Rine, Equivalence and transformations for Post multi-valued algebras, *IEEE Trans Computers C-23* (1974) 294-300
- [38] D L Ostapko, R G Cain and S J. Hong. A practical approach to two-level minimization of multivalued logic, *Proc. 1974 Intern. Symp on Multiple-Valued Logic*, West Virginia University, Morgantown, W VA.
- [39] Y N Pratt, Toward a characterization of logically complete switching functions in  $K$ -valued logic, *Proc. 1972 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N Y
- [40] H Rasiowa, On a logical structure of mix-valued programs and the  $\omega^+$ -valued algorithmic logic, *Bull Acad. Polon. Sci. Ser. Sci. Math Astronom Phys* 21 (1973)
- [41] N Rescher, *A Historical Conspectus of Many-Valued Logics*, (McGraw-Hill, N Y., 1969)
- [42] D C Rine, A proposed multi-valued extension to ALGOL 68, *Kybernetes* 2 (1973) 107-111.
- [43] D C Rine, Conditional and Post algebra expressions, *Discrete Math* 10 (1974) 309-324
- [44] D C. Rine, Basic concepts of multiple-discrete valued logic and decision theory, *Information and Control* 22 (1973) 320-352
- [45] I G Rosenberg, Completeness, closed classes and relations in multiple-valued logics, *Proc 1974 Intern Symp. on Multiple-Valued Logic*, West Virginia University, Morgantown, W Va.
- [46] I Rowe, The generation of Gaussian-distributed pseudorandom noise sequences from multiple-valued logic, *Proc 1972 Symp on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N Y.
- [47] P Sebastian and Z G Vranesic, Ternary logic in arithmetic units, *Proc 1972 Symp on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N Y.
- [48] D A Sheppard and Z G. Vranesic, Fault detection of binary sequential machines using  $R$ -valued test machines, *IEEE Trans Computers C-23* (1974) 352-358
- [49] S G. Shiva and H.T Nagle, On multiple-valued memory elements, *Proc 1974 Intern Symp on Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va
- [50] W R Smith, Minimization of multivalued functions, *Proc 1974 Intern Symp on Multiple-Valued Logic*, West Virginia University, Morgantown, W Va
- [51] U J Strasilla, A multiple-valued logic memory system using capacitor storage, *Proc 1974 Intern Symp on Multiple-Valued Logic*, West Virginia University, Morgantown, W Va
- [52] S Y H Su and P T Cheung, Computer minimization of multivalued switching functions, *IEEE Trans Computers C-21* (1972) 995-1003
- [53] S J. Surma, An algorithm for axiomatizing every finite logic, *Proc 1974 Intern Symp on Multiple-Valued Logic*, West Virginia University, Morgantown, W Va (and in *Reports on Mathematical Logic* no 3 (1974) p 57)
- [54] T Traczyk, Axioms and some properties of Post algebras, *Colloq Math* 10 (1963) 193-209
- [55] Z G Vranesic and V C Hamacher, Ternary logic in Parallel multipliers, *Comput. J* 15 (1972) 254-258
- [56] Z G Vranesic and K C Smith, An electronic implementation of multiple-valued logic, *Proc 1974 Intern Symp on Multiple-Valued Logic*, West Virginia University, Morgantown, W. Va

- [57] Z. G. Vranesic and K. C. Smith, Engineering aspects of multi-valued logic systems, *Computer*, September 1974
- [58] Z. G. Vranesic and V. C. Hamacher, Threshold logic in fast ternary multipliers, *Proc. 1975 Intern. Symp. on Multiple-Valued Logic*, University of Indiana, Bloomington, Ind.
- [59] Z. G. Vranesic, K. C. Smith et al., *Proceedings of the 1980-81 Spring COMCON Computer Conference*, San Francisco, CA (IEEE Computer Society)
- [60] A. Wojcik, The minimization of higher-order Boolean functions, *Proc. 1972 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, N. Y.
- [61] A. Wojcik and G. Metze, Some relationships between Post and Boolean algebras, *Proc. 1971 Symp. on Theory and Applications of Multiple-Valued Logic*, SUNY, Buffalo, New York
- [62] M. Yoeli and G. Rosenfeld, Logical design of ternary switching circuits, *IEEE Trans. Computers*, EC-14 (1965) 19-29

## a selected survey of multiple-valued logic design for digital computing systems: 1952–1983

This section covers in survey fashion an historical evolution of multiple-valued logic of digital computing systems. Logic elements are interconnected so as to perform particular logic or arithmetic operations. Historically, logic functions have been classified as either combinational or sequential and parallel, and they have been formally designed at the gate level up. Logic functions have included decoders and encoders, parity and comparator functions, distributors and selectors, adders and subtractors, flip-flops and multivibrators, counters and shift registers, interrupt handling registers, universal function generators, and many others.

This section is broken down into six time periods, and each time period is correlated against major research areas relating to logic design in that era. For example, “[AM, 1952–1962]” denotes the list of references in the first era, A or 1952–1962, pertaining to logic function minimization and simplification, M. Also, in order to be as brief as possible, major bibliographies of other authors in eras have been included [AB0, AB1, AB2, BB0, CB0].

The author has tried to list in the references of each era many of the major research contributions in the leading computer science and engineering journals.

### *The Era of 1952 to 1962*

The early part of this era saw the rise of the use of formal notation by logic function design engineers. The formal notations which were most successfully used were the Boolean algebra and the propositional calculus [AG, 1952–1962]. Two important reasons for the use of such formalism were the need for a logic function design language and the need for a precise notation for expressing minimization algorithms for both single and multiple output logic functions. Minimization algorithms highlighted this era. Later, logic designers would witness a transition from an emphasis on Boolean algebra to the forthcoming of design languages as the importance of gate-level description was replaced by subsystems description [AB1; AB2, 1952–1962].

The end of this era witnessed a decrease in the number of articles dealing purely with logic functions. But the notation which had been developed gained wide acceptance, logic design was now constituted in Boolean algebra expressions and equations [AB0, 1952–1962].

The end of this era also witnessed a rising interest in sequential machines, as logic design became more theoretically classed with more research on sequential machines

Primary research interests in logic functions during this era were function minimization and simplification [AS, 1952-1962] and general logic function considerations [AG, 1952-1962].

### *The Era of 1963 to 1966*

Primary research interests in logic functions during this second era showed a greatly increased interest in threshold logic functions [BT, 1963-1966], more on function minimization and simplification [BM, 1963-1966] and more interest in specific properties of logic functions [BJ, BJ; BS; BL; BI; BC; 1963-1966].

The reasons for the increased interest in threshold logic gates and functions were discoveries of some important potential advantages over traditional Boolean realizations. First, by using a gate with more than the required number of inputs its threshold can be modified by connecting extra inputs to a 1 or a 0. Secondly, one can usually implement nearly any logic function with fewer gates than with Boolean and often with just a single gate. Threshold gates were viewed as more powerful general purpose building blocks of the future, replacing the popular NAND/NOR gates, for example. Later, one would see more interesting considerations such as the analog sum implementation of IC's (integrated circuit) and the possible fabrication of threshold gates from existing IIL and MOS (Metal oxide semiconductor) processes.

There were, also, disadvantages as well as advantages encountered in threshold gate realizations. First, there was the difficult straightforward Boolean implementation of them; and, secondly, there was the high cost of analog sum implementation for IC's. Next, tolerancing problems were encountered when working with more than a small number of inputs. It would seem today that a possible new technology is necessary for efficient implementation of threshold gates.

### *The Era of 1967 to 1970*

In this era traditional logic functions remained of interest but some new areas grew also. Primary research interests in logic functions witnessed a continued rise in interest of threshold logic functions [CT; CB0, 1967-1970], continued interest in function minimization and simplification [CM, 1967-1970], a rise in interest of multiple-valued logic [CL, 1967-1970] and broader investigations of registers, circuit minimization and design automation [CR, CN; CG; 1967-1970].

Reasons for increasing interest in multiple-valued logic were the emphases of some potential advantages over Boolean logic. First of all, there is the potential for storage of larger volumes of data than for two-valued Boolean logic memories and registers. Secondly, there is potential for increased information content per signal line. Then, it could be shown that fewer interconnections per logic function realization could be achieved when using multiple-valued logic design instead of two-valued logic. Also, larger logic functions could potentially be implemented for a fixed number of interconnections. In a serial mode of operation one could design for more information per line, and in a parallel mode of operation one could design for fewer lines.

There were also disadvantages encountered in multiple-valued logic designs.

First, it was discovered that multiple-valued logic designs led to increased circuit complexity per gate over binary. Also, more surface area per gate and per chip was needed. Today it is clear that necessary improvements are needed in speed, power consumption, packaging and pricing to make multiple-valued logic better than binary or Boolean logic; also, integrated circuits will need to be made available to reduce physical size and cost. Such improvements are likely in the future. Last of all, it will be necessary to design and implement devices which can translate to and from existing binary devices, the forthcoming of such devices is, also, likely in the future.

Also, in this era of the late 1960's there was a great increase in interest in the promise of automata theory and sequential machines as design tools. There was increased interest on memories and processors from a technology point of view; and, there was increased interest in new logic function areas of cellular logic, array logic, parallel logic and associative logic.

Although, in this era, there was a decreased emphasis on study of logic functions per se, as interest in register level design increased, there was an increased interest in improving implementations of existing logic function designs for faster performance and higher density.

### *The Era of 1971 to 1973*

In this era primary research interests in logic functions and their design continued to be multiple-valued logic [DL, 1971-1973], threshold logic [DT, 1971-1973] and function minimization and simplification [DM, 1971-1973].

### *The Era of 1974 to 1976*

This era saw the register transfer and subsystems level, along with design languages, replacing much of the importance of logic function levels of earlier eras [EG, 1974-1976]. Moreover, techniques for minimizing arithmetic networks and entire systems at the macro level and minimizing circuits and power considerations at the micro level have replaced some of the importance of logic function minimization [EG5; EN0; EN1, 1974-1976]. In this era there is still some current theoretical interest in sequential machines, but it is not as strong as in earlier eras. However, in practice state diagrams have received wide use.

Primary research interests in logic functions during this contemporary era are function minimization and simplification [EM, 1974-1976], threshold logic functions [ET, 1974-1976], multiple-valued logic [EL, 1974-1976] and logic equations [EE, 1974-1976].

This era saw much research go into high speed logic functions for processing.

A maximum feasible number of gates per integrated circuit chip increased over the fifteen years since 1963 such that there was a three orders of magnitude increase in the maximum feasible number of components in one silicon integrated circuit chip. In fact over one hundred thousand gates per chip were predicted by the 1980's, particularly for those having moderate speed circuits where power dissipation is not such a problem.

The large scale integrated circuit package pin count, or off-chip connection density,

increased over these fifteen years at a slower rate than for gates per chip; and, the package pin count increased well under one order of magnitude in that time frame. For the logic function designer this meant a continuing increase in importance of interconnection simplification and a continuing decrease in importance of gate count simplification. Logics following this trend would be more important.

Limitations on pin count would prevent more parallelism on data and control paths, and more information per line would be needed to reduce interconnection count further. Thus, better serial operation on data and control paths may be advanced by the following techniques: (1) Greatly encoded control information (2) Multiple-valued logics. (3) Superior multiplexing of data.

All in all, it was predicted that integrated circuit chip count would continue to be a good measure for digital logic cost and reliability.

There was, however, a drawback in potential introduction of new designs. Logic function design costs for totally new complicated circuits could approach five hundred thousand dollars each and be a limiting factor unless high volumes were sold. Also, design automation could not actually lower logic design costs, except for new logic functions having simpler and more regular structures.

### *The Era of 1977 to 1983*

This era saw a continued improvement of LSI multiple-valued logic circuit design. Technologies included bipolar current-mode circuits comprising  $I^2L$  and ECL quaternary logic, unipolar voltage-mode circuits comprising NMOS and MESFET ternary logic, charge-coupled quaternary logic, and ROM constructions using  $I^2L$  and MOS. This era saw the rise of VLSI in semiconductor technology and the need for major reduction in interconnections between active devices inside and outside of an integrated circuit. In order to reduce such interconnections the information content of each connection has to be increased (1) by time multiplexing or (2) by level multiplexing (current, voltage, impedance). The first approach (1) is mainly limited to interchip pin connections, but the second approach (2) can be applied to intrachip circuitry. Approach (2) has stimulated the development of multiple-valued logic circuits which are, indeed, made possible by new technologies, better lithography, and improved CAD tools and process controls.

The improved circuit design techniques will also be led by advances in testing and verification software procedures. Continued improvements in developing automated techniques for MVL circuit design may be led by the use of new tools, such as "theorem-proving" systems which can be applied to logic synthesis and verification.

This era also saw a continued rise in the application of MVL devices and circuits to testing, fault diagnosis, signal transmission, denser storage, arithmetic units, and network control.

### *The Era of 1984 to . . .*

Many companies in the USA have now manufactured LSI/VLSI MVL chips, including Fairchild, Intel and National. Japan continues to integrate MVL technology into fifth generation machines. Competition is high, and it is not yet clear what the future will hold.



## References

### I. 1952-1962 = A

- AM0 S Abhyankar, Absolute minimal expressions of Boolean functions, *IRE Trans. Electronic Computers*, vol. EC-8, no. 1, pp. 3-7; March, 1959.
- AM1 S Abhyankar, Minimal sum of products of sums expressions of Boolean functions, *IRE Trans. Electronic Computers*, vol. EC-7, no. 4, pp. 268-276; December, 1958.
- AM2 T. J. Beatson, Minimization of components in electronic switching circuits, *Trans. AIEE*, vol. 37, pp. 283-291, July, 1958.
- AM3 Burkhart, Kalin, and Aiken, The synthesis of electronic computing and control circuits, vol. 27, *Annals of the Computation Laboratory of Harvard University*, Harvard University Press, Cambridge, Mass., 1951.
- AM4 W C Carter and A S Rettig, Analytic minimization of conjunctive forms, *J Computing Systems*, vol. 1, pp. 179-195; July, 1953.
- AM5 B Harris, An algorithm for determining minimal representations of a logic function, *IRE Trans. Electronic Computers*, vol. EC-6, no. 2, pp. 103-107; June, 1957.
- AM6 M. P. Marcus, Minimization of the partially-developed transfer tree, *IRE Trans. Electronic Computers*, vol. EC-6, no. 2, pp. 92-94, June, 1957.
- AM7 D E Muller, Application of Boolean algebra to switching circuit design and to error detection, *IRE Trans. Electronic Computers*, vol. EC-3, no. 3, pp. 6-11, September, 1954.
- AM8. D E Muller, Complexity in electronic switching circuits, *IRE Trans. Electronic Computers*, vol. EC-5, no. 1, pp. 15-18, March, 1956.
- AM9 E J McCluskey, Minimization of Boolean functions, *Bell Sys Tech J*, vol. 35, pp. 1417-1444; November, 1956.
- AM10 W V. Quine, The problem of simplifying truth functions, *Amer Math. Monthly*, vol. 59, p. 521; October, 1952.
- AM11 E. W. Samson and R. Mueller, Circuit minimization. Minimal and irredundant Boolean sums by alternative set method; Circuit minimization; sum to one process for irredundant sums, *Communications Laboratory, Electronics Research Directorate*, Cambridge, Mass., Tech. Repts. 55-109, 55-118.
- AM12 C E Shannon, A symbolic analysis of relay and switching circuits, *Trans. AIEE*, vol. 57, pp. 713-723, 1938.
- AM13 R H Urbano and R K Mueller, A topological method for the determination of the minimal forms of a Boolean function, *IRE Trans. Electronic Computers*, vol. EC-5, no. 3, pp. 126-131, September, 1956.
- AM14 J N Warfield, A note on the reduction of switching functions, *IRE Trans. Electronic Computers*, vol. EC-7, no. 2, pp. 180-181; June, 1958.
- AG0 H H Aiken, Synthesis of electronic computing and control circuits, *Prog. Repts. Harvard Computation Lab.*; 1949.
- AG1 A W Burks and J B. Wright, Theory of logical nets, *Proc. IRE*, vol. 41, pp. 1357-1365, October, 1953.
- AG2 J O Campean, The synthesis and analysis of digital systems by Boolean matrices, *IRE Trans. Electronic Computers*, vol. EC-6, no. 4, pp. 231-241, December, 1957.
- AG3 S P Frankel, The logical design of a single general purpose computer, *IRE Trans. Electronic Computers*, vol. EC-6, no. 1, pp. 5-13, March, 1957 (MINAC, Cal Tech 1954).