
2001

Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems





12-14 September 2001 • Ann Arbor, Michigan, USA

Sponsored by
The IEEE Microwave Theory and Techniques Society,
NASA Glenn Research Center, and the Army Research Office

2001 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems

DIGEST OF PAPERS

George E. Ponchak, Editor

Sponsored by

The IEEE Microwave Theory and Techniques Society, NASA Glenn Research Center, and the Army Research Office

2001 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems

Copyright © 2001 by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

Copyright and Reprint Permission

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or reproduction requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331.

IEEE Catalog Number 01EX496 (softbound)

ISBN 0-7803-7129-1 (softbound)

Library of Congress 2001091203

Additional copies of this publication are available from

IEEE Operations Center P.O. Box 1331 445 Hoes Lane Piscataway, NJ 08855-1331 USA

1-800-678-IEEE 1-732-981-1393 1-732-981-9667 (FAX)

email: customer.services@ieee.org

Message from the Conference Chairs

We welcome you to the third IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, which is once again being held on the campus of the University of Michigan in Ann Arbor, Michigan. In planning this meeting, we have tried to retain the successful format of the first meeting in Ann Arbor and the last meeting that was held in Garmisch, Germany while adding new features that we hope add to its success. We have retained the single session format so that everyone can participate in the presentation of every paper, and we have scheduled ample breaks and a reception so that we may catch up on news and discuss ideas in a friendly atmosphere. Of course, whatever changes and plans the organizing committee makes, the success of the meeting will be due to the technical contributions of the authors, and this year, the technical program is very strong. Thirty eight contributed papers will be presented that cover the topic areas of low noise circuits, RF MEMS on silicon, passive components, advanced devices, high frequency circuits, and reliability and yield. In addition, five invited papers that highlight the potential that silicon has to revolutionize high speed/high frequency integrated circuits will be presented. These forty three papers represent the contributions from fourteen countries making this a truly international meeting.

We look forward to seeing you at the meeting, and we hope you enjoy all of the activities that The University of Michigan and Ann Arbor, Michigan have to offer.

George E. Ponchak and Linda P. B. Katehi

Meeting Chairs

George E. Ponchak, NASA Glenn Research Center Linda P. B. Katehi, University of Michigan

Executive Steering Committee

John D. Cressler, Auburn University
V. F. Fusco, The Queen's University Belfast
Jim Harvey, Army Research Office
Linda P. B. Katehi, University of Michigan
Johann-Friedrich Luy, DaimlerChrysler AG
Harvey C. Nathanson, Northrop Grumman
George E. Ponchak, NASA Glenn Research Center
Peter Russer, Technische Universität München

Organizing Committee

Samuel Alterovitz, NASA Glenn Research Center Pallab Bhattacharya, University of Michigan Linda P. B. Katehi, University of Michigan George E. Ponchak, NASA Glenn Research Center

Table of Contents

Session I—Low Noise Amplifier Circuits Session Chair: Robert Plana (LAAS CNRS)
A CMOS Low Noise Amplifier at 2.4 GHz with Active Inductor Load
University of Stuttgart, Stuttgart, Germany
Advanced Design of High Linearity, Low Noise Amplifier for WLAN Using a SiGe BiCMOS Technology
J. Sadowy ^{1,2} , J. Graffeuil ¹ , E. Tournier ¹ , L. Escotte ¹ , and R. Plana ¹ LAAS CNRS, Toulouse, France; ² STMicroelectronics, Crolles Cedex, France
Design of LNA at 2.4 GHz Using 0.25 μm Technology
CMOS Low-Noise/Driver MMIC Amplifiers for 2.4-GHz and 5.2-GHz Wireless
Applications
Session 2—RF MEMS on Silicon Session Chair: Rainee Simons (NASA Glenn Research Center, QSS Inc.)
Transceiver Front-End Architectures Using Vibrating Micromechanical Signal Processors (INVITED PAPER)
C. TC. Nguyen University of Michigan, Ann Arbor, MI, USA
Silicon Micromachined Interconnects for On-Wafer Packaging of MEMS Devices
Integration of Thin Film Resonator Devices onto SiGe Substrates
RF-MEMS Switching Concepts for High Power Applications

P. Blondy ¹ , D. Cros ¹ , P. Guillon ¹ , P. Rey ² , P. Charvet ² , B. Diem ² , C. Zanchi ³ , and J. B. Quoirin ⁴ "IRCOM, Faculté des Sciences, Limoges, France; ² CEA-LETI, Grenoble, France; "CNES, Toulouse, France; ⁴ STMicroelectronics, Tours, France
Session 3—Passive Components I Session Chair: Rhonda Franklin Drayton, (University of Minnesota)
Admittance Matrix Calculations of On-Chip Interconnects on Lossy Silicon Substrate Using Multilayer Green's Function
Novel Low Loss Wide-Band Multi-Port Integrated Circuit Technology for RF/Microwave Applications
High Q Inductors and Capacitors on Si Substrate
Tantalum Nitride Thin Film Resistors for Integration into Copper Metallization Based RF-CMOS and BiCMOS Technology Platforms
Ground Pattern for Improved Characteristics of Spiral RF Transformers on Silicon
Session 4—Advanced Devices I Session Chair: Guofu Niu (Auburn University)
Self-Assembled III-V Quantum Dots: Potential for Silicon Optoelectronics (INVITED PAPER)
SSOI Technology for Integrated Schottky Barrier Diode

KM. Chen ¹ , HJ. Huang ² , GW. Huang ¹ , TS. Chao ¹ , YH. Pai ³ , and CY. Chang ² National Nano-Device Laboratories, Hsin-Chu, Taiwan, R.O.C.; Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsin-Chu, Taiwan, R.O.C.; Department of Materials Science and Engineering, National Chiao-Tung University, Hsin-Chu, Taiwan, R.O.C.
Monte Carlo Simulations of Submicron SOI-LBJTs
Session 5—Reliability of RF Silicon Devices Session Chair: John D. Cressler (Auburn University)
Mechanical Stability and Handling-Induced Failure of Micromachined Wafers for RF Applications
Measurement and Modeling of Thermal Resistance of High Speed SiGe Heterojunction Bipolar Transistors
Thermal Issues in a Backwafer Contacted Silicon-on-Glass Integrated Bipolar Process
Long-Term Reliability of Si/Si _{0.7} Ge _{0.3} /Si HBTs from Accelerated Lifetime Testing
Reliability Investigation of SiGe HBTs

Session 6—High Frequency/ Highly Integrated Circuits
Session Chair: Saeed Mohammadi (University of Michigan)
SiGe/Si-Based Optoelectronic Devices for High-Speed Communication
Applications (INVITED PAPER)
¹ Department of Electrical Engineering and Computer Science,
The University of Michigan, Ann Arbor, MI, USA;
² Agere Systems, Breinigsville, PA, USA; ³ IBM Corporation, Hopewell Junction, NY, USA
38 GHz Coplanar Harmonic Mixer on Silicon138
W. Zhao ¹ , C. Schöllhorn ¹ , E. Kasper ¹ , and C. Rheinfelder ²
¹ Institut für Halbleitertechnik, Universität Stuttgart, Stuttgart, Germany;
² DaimlerChrysler Research Center, Ulm, Germany
Design Procedure for Fully Integrated 900 MHz Medium Power Amplifiers
in 0.6 µm CMOS Technology on Latchup Resistant EPI-Substrate142
P. Baureis ¹ , M. Peter ¹ , H. Hein ² , and F. Oehler ²
University of Applied Sciences Würzburg, Germany;
² Fraunhofer Institute for Integrated Circuits Erlangen, Germany
Session 7 Advanced Devices II
Session 7—Advanced Devices II Session Chair: Johann-Friedrich Luy (DaimlerChrysler Research Center Ulm)
Session Chair. Johann-Friedrich Day (Danner Chryster Research Center Chin)
Coherent Transport (INVITED PAPER) not received in time for diges
S. Luryi, Department of Electrical and Computer Engineering,
State University of New York at Stony Brook, Stony Brook, NY, USA
Resonance Phase Transistor—Concepts and Perspectives149
H. Jorke ¹ , M. Schäfer ² , and JF. Luy ¹
DaimlerChrysler Research Center Ulm, Ulm, Germany;
² CADwalk Design & Simulation, Allmendingen, Germany
Structure Dependence of the Characteristics of SiGe Varactor Fabricated
by RPCVD15
B. Mheen, D. Suh, and JY. Kang
Department of Compound Semiconductors, Microelectronics Technology Laboratory, Electronics and Telecommunications Research Institute (ETRI), Republic of Korea
(VSG) MOSFETs for Future ULSI Circuit Applications16
A. Kranti ¹ , R. S. Haldar ² , and R. S. Gupta ¹
Semiconductor Devices Research Laboratory, Department of Electronic Science,
University of Delhi South Campus, New Delhi, India;
² Department of Physics, Motilal Nehru College, University of Delhi South Campus, New Delhi, India

Session 8—Advanced Devices III	
Session Chair: Samuel Alterovitz (NASA Glenn Research Center)	
Progress in Si-Based AlGaN HEMTs for RF Power Amplifiers (INVITED PAPER)	166
J. R. Shealy, Department of Electrical and Computer Engineering,	
Cornell University, Ithica, NY, USA	
Power Performance of X-Band Si/Si _{0.75} Ge _{0.25} /Si HBTs	170
Z. Ma ¹ , S. Mohammadi ¹ , P. Bhattacharya ¹ , L. P. B. Katehi ¹ ,	_, ,
S. A. Alterovitz ² , and G. E. Ponchak ²	
¹ Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA	4 ·
² NASA Glenn Research Center, Cleveland, OH, USA	-,
Parasitic Barrier Effects in SiGe HBTs due to P-n Junction Displacement	177
N. Mathur, D. Todorova, and K. P. Roenker	
Department of Electrical and Computer Engineering and Computer Science,	
University of Cincinnati, Cincinnati, OH, USA	
Noise-Gain Tradeoff in RF SiGe HBTs	187
G. Niu ¹ , J. D. Cressler ¹ , S. Zhang ¹ , A. Joseph ² , and D. Harame ²	
¹ Electrical and Computer Engineering Department, Auburn University, Auburn, AL, USA;	
² IBM Microelectronics, Essex Junction, VT, USA	
Session 9—Passive Components II	
Session Chair: Joachim N. Burghartz (Delft University of Technology)	
New Analytic Expressions for Mutual Inductance and Resistance of	
Coupled Interconnects on Lossy Silicon Substrate	192
H. Ymeri ¹ , B. Nauwelaers ¹ , K. Maex ² , S. Vandenberghe ¹ , and D. De Roest ²	
¹ ESAT-TELEMIC, Katholieke Universiteit Leuven, Department of Electrical Engineering (ESAT),	
Leuven-Heverlee, Belgium;	
² The Interuniversity Microelectronics Center (IMEC), Leuven, Belgium	
Novel Vertical Interconnects with 180 Degree Phase Shift for Amplifiers, Filters	
and Integrated Antennas	201
K. Goverdhanam ^{1,3} , R. N. Simons ² , and L. P. B. Katehi ³	
¹ Bell Laboratories, Lucent Technologies, Murray Hill, NJ, USA;	
² NASA Glenn Research Center, QSS Inc., Cleveland, OH, USA;	
³ Radiation Laboratory, University of Michigan, Ann Arbor, MI, USA	
Planar Antennas on Silicon for Millimeterwave Emitters	205
K. P. Heppenheimer, L. Vietzorreck, and P. Russer	
Institut für Hochfrequenztechnik, Technische Universität München, Munich, Germany	
High Frequency Methods for Characterization of Oxidized Porous Silicon	210
R. L. Peterson ¹ , I. Itotia ² , and R. F. Drayton ²	
Department of Electrical Engineering, Princeton University, Princeton, NJ, USA;	
² Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, US,	4

A Folded-Slot Antenna on Low Resistivity Si Substrate with a Polyimide Interface
Layer for Wireless Circuits
J. Papapolymerou ¹ , C. Shwartzlow ¹ , and G. E. Ponchak ²
¹ Department of Electrical and Computer Engineering, The University of Arizona, Tucson, AZ, USA; ² NASA Glenn Research Center, Cleveland, OH, USA
Session 10—Voltage Controlled Circuits
Session Chair: Helmut Jorke (DaimlerChrysler Research Center Ulm)
A Very Low Phase Noise SiGe VCO at X-Band Frequencies219 L. Dussopt and G. M. Rebeiz
EECS Department, The University of Michigan, Ann Arbor, MI, USA
20 mW SiGe-MMIC-VCO at 5 GHz with Integrated 4:1 Divider for Use in a PLL
Design and Implementation of Driver IC for Miniature VC-TCXO Module
³ Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA
Coplanar SiGe VCO MMICs Beyond 20 GHz231 H. Kuhnert and W. Heinrich
Ferdinard-Braun-Institut für Höchstfrequenztechnik (FBH), Berlin, Germany
Author Index

A CMOS Low Noise Amplifier at 2.4 GHz with Active Inductor Load

A. Pascht, Member, IEEE, J. Fischer and M. Berroth, Member, IEEE

Abstract--A two stage cascode CMOS low noise amplifier (LNA) with an active inductor load is presented. On-chip active inductors require 90% less silicon area at a higher quality-factor. Comparison of measurement and simulation of an active inductor shows the high quality factor. Simulations of the low noise amplifier show the advantages of active inductors with similar performance even in regard to the noise figure. The simulated gain and noise figure are 19 dB and 2 dB respectively.

Index terms—low noise amplifier, active inductor, CMOS

I. Introduction

With decreasing channel length and thereby increasing transit frequency CMOS technology becomes more attractive for RF components in mobile communication products. One of the key circuits in the RF front end is the low noise amplifier (LNA), which requires inductors for the impedance and noise matching. On-chip passive inductors exhibit poor quality-factor and require large silicon die area. This paper compares two LNA designs, one with spiral inductors only and the other one applying an active inductor load which resulted in a reduction of 25% of the required chip area without deteriorating significantly the performance.

II. ACTIVE INDUCTOR DESIGN

The regulated cascode circuit of figure 1 is a gyrator-based technique to realize active inductors on-chip [1]. The regulated cascode active inductor allows in contrast to a simple gyrator the increase of the available bandwidth and the quality-factor. The cascode stage with the transistor T_3 is increasing the output resistance and therefore the lower cut-off-frequency is decreasing. To control the quality-factor the transistor T_4 is used in a regulated cascode structure. The disadvantage of active inductors is their poor noise performance compared with the passive counterparts

because of the channel noise of the transistors [2] and their limited dynamic range.




Fig. 1: Regulated cascode active inductor.

For the realization of the active inductor a standard 0.3 μ m CMOS process is used. Figure 2 shows a comparison between measurement and simulation of the input reflection factor \underline{S}_{11} of the active inductor. In the frequency range f=500 MHz - 2.5 GHz inductors with L=10nH - 90nH and a quality factor up to Q=60 have been realized. The tunable active inductor is useful for various applications, e.g. tunable amplifiers, tunable filters and oscillators.

The authors are with the Institute for Electrical and Optical Communication Engineering, University of Stuttgart, Pfaffenwaldring 47, 70550 Stuttgart, Germany.




Fig. 2: Input reflection factor \underline{S}_{11} (measurement: dots, simulation: line).

III. LNA DESIGN WITH ACTIVE INDUCTOR

For the design of the LNA a two stage circuit is used as shown in figure 3.




Fig. 3: Two stage low noise amplifier with active inductor.

The first stage is a cascode stage. Figure 4 shows the noise and impedance matching of the input achieved with the two input inductors L_{gate} and L_{source} .




Fig. 4: Noise and impedance matching with the input inductors L_{gate} and L_{source} .

The input impedance is given by equation (1).

$$\underline{Z}_{in} = j\omega \left(L_{gate} + L_{source} \right) + \frac{1}{j\omega C_{gs}} + \left(\frac{g_{m}}{C_{gs}} \right) L_{source}$$
 (1)

With the source inductor L_{source} the input impedance at resonance can be adjusted. The gate inductor L_{gate} is used to control the resonance frequency. In the final design L_{source} was omitted cause matching was achieved with L_{gate} only. A tuned circuit is the load of the cascode stage and determines the center frequency of the amplifier. T_1 is used as a current mirror for the biasing of the input stage. The output stage is the source-stage T_4 while L_1 , C_3 and C_4 are used for output matching. The published results of low noise amplifiers using active inductors come along with poor noise performance [2, 3]. To avoid a performance degradation the spiral inductor is used at the noise sensitive input and the inductor at the drain of the cascode stage as shown in figure 3 is replaced. In the same manner the drain inductor of the output circuit can be replaced.

IV. SIMULATION RESULTS

Figure 5 shows the simulation of the forward transmission factor $|\underline{S}_{21}|$ of the LNA with and without active inductor. At the center frequency f=2.4 GHz the gain of LNA with only spiral inductors is $|\underline{S}_{21}|$ =18.3 dB and $|\underline{S}_{21}|$ =19.2 dB for the LNA with active inductor. The deviation of the transfer function can be minimized via the adjustable quality-factor of the active inductor.




Fig. 5: Comparison of the gain.

The simulation of the noise figure is shown in figure 6 with $F_{50}=1.6$ dB for the standard LNA and $F_{50}=2$ dB for the LNA with active inductor at a center frequency of f=2.4 GHz respectively. The slightly increase of the noise figure for the design with active inductor is compensated by a 25% reduction of the chip area.




Fig. 6: Comparison of the noise figure.

The power dissipation is increasing from P=18.3 mW for the design with only spiral inductors up to P=40.8 mW for the design with active inductor.

V. LAYOUT

The LNA and the active inductor will be fabricated in a standard 0.3 μm CMOS process with a transit frequency of f_t =40 GHz. Three metal layers on high resistive substrate are available for interconnection. Figure 7 shows the layout of the low noise amplifier without active inductor.




Fig. 7: Layout of the low noise amplifier without active inductor.

Figure 8 shows the layout of the low noise amplifier with one active inductor. The entire LNA without active inductor requires a silicon area of A=0.83 mm² and A=0.6 mm² with active inductor. The required silicon area of the LNA is reduced by more than 25% using the active inductor. If the second inductor at the output is also replaced by an active inductor, the chip area can be reduced by about 50%.




Fig. 8: Layout of the low noise amplifier with one active inductor.

VI. CONCLUSION

A regulated cascode active inductor is used for the design of low noise amplifiers (LNA's). For a center frequency of f=2.4 GHz the simulated noise figures are of F_{50} =1.6 dB for the standard LNA and F_{50} =2 dB for the LNA with one active inductor respectively. Moreover the gain and the power dissipation of the standard LNA is $|S_{21}|$ =18.3 dB and P=18.3 mW [4]. For the LNA using one active inductor the gain and the power dissipation are $|S_{21}|$ =19.2 dB and P=40.8 mW. For a small increase of the noise figure and an increase in power dissipation a reduction of the chip area by about 25% is achieved. Moreover the quality-factor of the active inductor is adjustable in a wide range up to Q = 60.

VII. REFERENCES

- A. Thanachayanont and A. Payne, "VHF CMOS integrated active inductor," Electronics Letters, vol. 32, no. 11, pp. 999-1000, May 1996.
- [2] W. Zhuo, J. Pineda de Gyvez and E. Sanchez-Sinencio, "Programmable Low Noise Amplifier with Active-Inductor Load," Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, vol. 4, pp. 365-368, 1998.
- [3] Young J. Shin and Klaas Bult, "An Inductorless 900 MHz RF Low-Noise Amplifier in 0.9 μm CMOS," Proceedings of the 1997 IEEE Custom Integrated Circuits Conference, pp. 513-516, 1997.
- [4] M. Berroth, A. Pascht, J. Fischer and D. Wiegner, "MOSFET Noise Model and Low Noise Amplifier Design," GHz 2000 Symposium, Göteborg, 2000.

Advanced Design of high linearity, low noise amplifier for WLAN using a SiGe BiCMOS Technology.

J.Sadowy^{1, 2}, J.Graffeuil¹, E.Tournier¹, L.Escotte¹ and R.Plana¹

- 1) LAAS CNRS 7, Av du Colonel Roche 31077 Toulouse
- 2) STMicroelectronics 850, rue Jean Monnet 38926 Crolles Cedex

Abstract

In this paper, we present the design of an integrated low noise amplifier (LNA) for WLAN applications in the 6 GHz range using a SiGe BiCMOS technology. The SiGe HBTs feature a cut-off frequency "Ft" higher than 40 GHz and maximum oscillation frequency "Fmax" higher than 50 GHz.

The design of some of the passive devices of the circuit has been achieved from 2D electromagnetic simulations. We have observed a quiet good agreement between measurements and simulation even in the non linear regime. The LNA exhibits a power gain larger than 15 dB from 5 GHz to 6 GHz and 2 GHz bandwidth, a noise figure lower than 2 dB. It exhibits a 1 dB input referred compression point of more than -18 dBm and a 0 dBm input referred third order intercept point.

Index terms

LNA, SiGe HBT, high Q inductor, Non linear behavior.

INTRODUCTION

The multiplication of wireless telecommunication systems and the increase of the number of customers translate into very strict requirements concerning the performance of the microwave modules. They have to feature low noise figure and high linearity due to the overcrowding spectrum. They have also to exhibit high reliability performance and low power consumption in order to meet with the customer requirements and finally they have to be cheaper and cheaper. Among the electronic modules which are playing a key role in the front end performance. We must consider: the low noise amplifier and mixer which will be influenced by the noise behavior in the high frequency range which is related to the thermal noise associated to the resistive parts of the circuit (i.e. base, emitter and collector). The VCO circuit which will participate to the frequency translation and which has to feature a very high spectral purity. The latter is influenced by the low frequency noise sources mostly originating from the active devices that are up-converted into phase fluctuations through complex nonlinear phenomena.

Finally, the power amplifier must exhibit a good linearity with the best efficiency as possible.

These last years have seen the emergence of a new contender for the microwave applications: the SiGe HBT. This type of component authorizes frequencies operating beyond 50 GHz, which makes possible to use it up to 20 GHz and more. It furthers exhibits excellent properties in term of noise (both in the high frequency range for low noise amplifier and in the low frequency range for low phase noise oscillator). Moreover, SiGe BiCMOS technology is a silicon based technology that takes advantage of the maturity of silicon processing techniques and results into very low cost components. If the situation concerning the active device seems to be clear, the problem of the passive elements on silicon is still pending despite the tremendous efforts that have been developed for many years to overcome the drawbacks inherent to silicon substrate. Another problem is still present related to the design accuracy of the SiGe integrated circuits at high frequency (>2 GHz). Actually, the literature reports numerous SiGe based circuits exhibiting very attractive performance but there is often a lack of comparison between measured and simulated data. In this paper, we aim at validating the design of a microwave SiGe circuit from such a comparison.

With this end in view, we address the design of a 5 GHz to 6 GHz low noise amplifier for WLAN applications such as HIPERLAN. The work is based on the SiGe BiCMOS process of ST Microelectronics. The available SiGe HBTs exhibit a graded Ge profile within the base in order to reduce the base transit time. The emitter width is 0.4 µm. The breakdown voltage can be adjusted through a selectively implanted collector between 5.5 V and 3.3 V. We will use the low voltage version exhibiting the higher Fmax value in order to get a low value of the noise figure. Such a device exhibits a current gain of about 50 and Ft and Fmax values of 40 GHz and 60 GHz respectively. The electrical behavior of the device is described through a modified "Gummel Poon" non linear model which has been validated up to 20 GHz. Concerning the passive elements, the technology features five