Introduction to VLSI Silicon Devices

Physics, Technology and Characterization

Badih El-Kareh Richard J. Bombard

Kluwer Academic Publishers

INTRODUCTION TO VLSI SILICON DEVICES

Physics, Technology and Characterization

BADIH EL-KAREH and RICHARD J. BOMBARD IBM Corporation



Distributors for North America:

Kluwer Academic Publishers 190 Old Derby Street Hingham, Massachusetts 02043, USA

Distributors for the UK and Ireland:

Kluwer Academic Publishers MTP Press Limited Falcon House, Queen Square Lancaster LA1 1RN, UNITED KINGDOM

Distributors for all other countries:

Kluwer Academic Publishers Group Distribution Centre Post Office Box 322 3300 AH Dordrecht, THE NETHERLANDS

Library of Congress Cataloging-in-Publication Data

El-Kareh, Badih.

Introduction to VLSI silicon devices.

(The Kluwer international series in engineering and computer science; SECS 10. VLSI, computer architecture and digital signal processing)

Includes bibliographies and index.

- 1. Integrated circuits—Very large scale integration.
- I. Bombard, Richard J. II. Title. III. Series: Kluwer international series in engineering and computer science; SECS 10. IV. Series: Kluwer international series in engineering and computer science. VLSI, computer architecture and digital signal processing. TK7874.E465 1985 621.395 85-23917 ISBN 0-89838-210-6

Copyright © 1986 by Kluwer Academic Publishers

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording, or otherwise, without written permission of the publisher, Kluwer Academic Publishers, 190 Old Derby Street, Hingham, Massachusetts 02043.

Printed in the United States of America

Symbol	Description	Units
а	Grade constant, pn junction	cm ^{−4}
а	Voltage ramp rate, quasistatic measurement	V/s
\boldsymbol{A}	Area	cm ²
A,	Silicon surface area	cm²
BV	Breakdown voltage	$oldsymbol{V}$
BV_{CBO}	Collector-base breakdown voltage, emitter open	\boldsymbol{V}
BV_{CEO}		\boldsymbol{V}
\boldsymbol{C}	Capacitance	$oldsymbol{F}$
C_{λ}	Capacitance area component	\boldsymbol{F}
C_{D}	Diffusion capacitance	$oldsymbol{F}$
C_c	Collector capacitance	$oldsymbol{F}$
$C_{\scriptscriptstyle E}$	Emitter capacitance	$oldsymbol{F}$
$C_{\scriptscriptstyle FB}$	Flatband capacitance	$oldsymbol{F}$
C_{ii}	Interface trap capacitance	$oldsymbol{F}$
C_{HF}	High frequency capacitance	$oldsymbol{F}$
C_{LF}	Low frequency capacitance	\boldsymbol{F}
$C_{\scriptscriptstyle ext{max}}$	Maximum MIS capacitance	F
$C_{\scriptscriptstyle m min}$	Minimum MIS capacitance, thermal equilibrium	$oldsymbol{F}$
$C_{\alpha x}$	Equivalent oxide capacitance	$oldsymbol{F}$
C_{P}	Capacitance perimeter component	F
C_{si}	Silicon capacitance	F
$C_{\scriptscriptstyle siFB}$	Silicon capacitance at flatband	F
D_{\star}	Diffusion constant of electrons	cm²/s
D_{r}	Diffusion constant of holes	cm²/s
\boldsymbol{E}	Electric field	V/cm
E_{c}	Critical field	V/cm
$E_{_{\!P}}$	Peak electric field	V/cm
$E_{_{\! I\!\! Z}}$	Energy gap	eV
h_{FE}	Large signal transistor gain	
$f_{\scriptscriptstyle T}$	Frequency at which $\beta = 1$	Hz
I	Current	A
i _s	Leakage current per unit area	A/cm ²
I_c	Collector current	\boldsymbol{A}
$I_{\scriptscriptstyle CBO}$	Collector-base leakage current, emitter open	A

Symbol	Description	Units
I_D	Drain current	A
I_E	Emitter current	\boldsymbol{A}
I_{F}	Forward current	A
I_{FLJ}	Leakage current in field-induced junction	A
I_G	Gate current	A
I_{gen}	Generation current	\boldsymbol{A}
${I}_L$	Leakage current	A
I_m	Current due to mobile ions	\boldsymbol{A}
I_{MJ}	Leakage current in metallurgical junction	\boldsymbol{A}
I _n	Electron current	A
I_o	Saturation current	\boldsymbol{A}
$egin{aligned} I_o \ i_p \ I_p \ I_{PT} \end{aligned}$	Leakage current per unit perimeter	A/cm
I_p	Hole current	\boldsymbol{A}
I_{PT}	Punch-through current	A
I_R	Reverse current	A
I_{s}	Transistor saturation current	A
I_{s}	Substrate current	\boldsymbol{A}
$egin{array}{c} I_{s} \ I_{w} \ j \end{array}$	Well current	A
j	Current density	A/cm^2
j_G	Gate current density	A/cm²
j _n	Electron current density	A/cm^2
j _{ni}	Electron current density in intrinsic base	A/cm^2
j _{nc}	Electron current density into base contact	A/cm^2
j_p	Hole current density	A/cm^2
j _p j _{pc} j _{pl} j _{pv} j _{pv} k	Hole current density into emitter contact	A/cm^2
j_{pl}	Lateral hole current density	A/cm
j _{ęv}	Hole current density into substrate	A/cm^2
j_{pv}	Hole current density into buried n^+ layer	A/cm^2
	Boltzmann constant	eV/°K
k	Scaling factor	
L	Channel length	cm
L_{eff}	Effective channel length	cm
L_{D}	Extrinsic Debye length	cm

Symbol	Description	Units
L_i	Intrinsic Debye length	cm
L_n	Diffusion length of electrons	cm
L_{ρ}	Diffusion length of holes	cm
m	Mass of electron	g
M	Multiplication factor	
n	Electron density	<i>cm</i> ^{−3}
n	Ideality factor	
n _i	Intrinsic carrier concentration	cm ⁻³
n_n	Electron concentration in n-type silicon	cm ⁻³
\bar{n}_n	Equilibrium majority electron concentration	cm ⁻³
n _{no}	Boundary majority electron concentration	cm ⁻³
\overline{n}_{no}	Boundary equilibrium majority electron conc.	cm ⁻³
n_p	Minority Electron concentration	cm ⁻³
\overline{n}_p^r	Equilibrium minority electron concentration	cm ⁻³
n _{DO}	Boundary minority electron concentration	cm ⁻³
$ar{m{n}_{po}}$	Boundary equilibrium minority electron conc.	cm ⁻³
n _s N _a	Surface electron concentration	cm ⁻³
N_a	Acceptor concentration	cm ⁻³
N_a	Ionized acceptor concentration	cm ⁻³
$N_d \over N_d^+$	Donor concentration	cm ⁻³
N_d^+	Ionized donor concentration	cm ⁻³
$N_{\!\scriptscriptstyle si}$	Density of atoms in silicon	cm ⁻³
N_t	Density of traps in silicon	cm ⁻³
$N_{\alpha x}$	Density of atoms in silicon-dioxide	cm ⁻³
P	Hole concentration	cm ⁻³
P	Power	W
P	Perimeter	cm
P_n	Minority Hole concentration	cm ⁻³
\bar{p}_n	Equilibrium minority hole concentraton	cm ⁻³
P _{no}	Boundary minority hole concentration	cm ⁻³
\bar{p}_{no}	Boundary equilibium minority hole concentration	cm ⁻³
p_p	Majority hole concentration	cm ⁻³
$\hat{\bar{p_p}}$	Equilibrium majority hole concentration	cm ⁻³
p_m	Boundary majority hole concentration	cm ⁻³

Symbol	Description	Units
$ar{p}_{po}$	Boundary equilibrium majority hole conc.	cm^{-3}
p_s	Surface hole concentration	cm ⁻³
\boldsymbol{q}	Elementary charge	\boldsymbol{C}
$oldsymbol{Q}$	Charge per unit area	C/cm^2
Q_b	Bulk charge density of ionized impurities	C/cm^2
Q_{eff}	Effective insulator charge density	C/cm^2
$egin{array}{c} Q_{eff} \ Q_f \ Q_G \end{array}$	Fixed oxide charge density	C/cm^2
$ec{Q_G}$	Charge density induced on the gate	C/cm^2
Q_{it}	Interface trap charge density	C/cm^2
Q_m	Mobile ion charge density	C/cm^2
Q_n	Free electron charge density	C/cm^2
Q_{ot}	Oxide trap charge density	C/cm^2
R	Resistance	Ohm
R_c	Contact resistance	Ohm
R_C	Collector resistance	Ohm
R_{ch}	Channel resistance	Ohm
r_E	Emitter dynamic resistance	Ohm
r_{j}	Junction curvature	cm
\dot{R}_E	Emitter resistance	Ohm
R_{P}	Projected range of ions	cm
R_{s}	Sheet resistance	Ohm/square
$R_{\rm s}$	Substrate resistance	Ohm
R_{w}	Well resistance	Ohm
So	Surface recombination velocity	cm/s
t	Time	S
t	Thickness	cm
t	Temperature	°C
\boldsymbol{T}	Temperature	°K
t_f	Fall-time	S
t_d	Delay time	S
teq	Equivalent oxide thickness	cm .
t_i	Insulator thickness	cm .
t _n	Thickness of silicon-nitride	cm
t_r	Rise-time	S

Symbol	Description	Units
t _s	Storage time	S
t _{si}	Thickness of silicon	cm .
t _{ox}	Oxide thickness	cm
v	Velocity	cm/s
v_d	Drift velocity	cm/s
v _s	Scattering limited velocity	cm/s
v _{th}	Thermal velocity	cm/s
Ÿ	Voltage	V
V_{b}	Built-in voltage	V
V_{BE}	Base-emitter voltage	V
V_{CB}	Collector-base voltage	$\boldsymbol{\mathcal{V}}$
V_D	Drain voltage	$\boldsymbol{\mathcal{V}}$
V_{G}	Gate voltage	$\boldsymbol{\mathcal{V}}$
V_H	Most positive voltage	V
V_{ax}	Voltage across oxide	\boldsymbol{V}
V_{PT}	Punch-through voltage	\boldsymbol{V}
V_s	Source to substrate bias	\boldsymbol{V}
V_t	Thermal voltage	\boldsymbol{V}
V_T	Threshold voltage	V
x	Depth	cm
x_d	Depletion width	cm
x_{dmax}	Maximum field-induced depletion width	cm
x_{dn}	Depletion width in n-side	cm
x_{dp}	Depletion width in p-side	cm
x_{ds}	Depletion width at surface	cm
x_{j}	Junction depth	cm
W	Channel width	cm
W_{b}	Base width	cm
W_{eff}	Effective channel width	cm
W_n	Width of n-type material	cm
W_{p}	Width of p-type material	cm
α	Current gain, I_C/I_B	
α_n	Current gain of npn transistor	
α_{p}	Current gain of pnp transistor	

Symbol	Description	Units
β	Current gain, I_C/I_B	
β	IGFET beta, = $\gamma W/L$	$\Omega^{-1}V^{-1}$ $\Omega^{-1}V^{-1}$
γ	Injection ratio	
γ	Normalized transconductance	$\Omega^{-1}V^{-1}$
Δ	Small variation	
ΔR_p	Range straggling	cm
ϵ_{i}	Insulator dielectric constant	
$\boldsymbol{\varepsilon_n}$	Dielectric constant of nitride	
ϵ_o	Permittivity of free space	F/cm
ϵ_{ox}	Dielectric constant of oxide	
ϵ_{si}	Dielectric constant of silicon	
μ	Mobility	cm ² /Vs
μ_{n}	Electron mobility	cm^2/Vs
$\widehat{\mu}_{n}$	Effective electron mobility	cm ² /Vs
$\mu_{_{I\!\!P}}$	Hole mobility	cm^2/V_S
ρ	Resistivity	$\Omega - cm$
ρ	Charge density	C/cm ³
σ	Conductivity	$\Omega^{-1}cm^{-1}$
τ	Time constant	S
$ au_B$	Base transit time	S
τ_C	Collector time constant	S
$ au_{F\!I\!J}$	Minority lifetime, field-induced junction	S
$ au_{MJ}$	Minority lifetime, metallurgical junction	S
τ_n	Electron lifetime	S
τ_{p}	Hole lifetime	S
φ	Barrier	\boldsymbol{V}
ϕ_b	Schottky Barrier height	\boldsymbol{V}
ϕ_m	Metal work function	\boldsymbol{V}
ϕ_{ms}	Work function difference	V
ϕ_{si}	Silicon work function	V
X	Electron affinity	eV
ψ_s	Surface potential	<i>V</i> 1
ω	Angular frequency	s ⁻¹

Preface

There was a long felt need for this book in industrial and academic institutions. It provides new engineers, as well as practicing engineers and advanced laboratory personnel in the field of semiconductors a clear and thorough discussion of state-of-the-art silicon devices, without resorting to the complexity of higher mathematics and physics. This difficult task was made possible by detailing the explanation of equations that describe the device operation and characteristics without endeavoring their full derivation. This is reinforced by several problems which reflect practical cases observed in the laboratory. The problems are given after introducing a major equation or concept. They are arranged in the order of the text rather than in the order of difficulty. The answers to most of the problems are given in order to enable the student to "self-check" the method used for the solutions. The illustrations may prove to be of great help to "newcomers" when dealing with the characterization of real devices and relating the measured data to device physics and process parameters. The new engineer will find the book equivalent to "on the job training" and acquire a working knowledge of the fundamental principles underlying silicon devices. For the engineer with theoretical background, it offers a means for direct application of solid state theory to device analysis and synthesis.

The book originated from a set of notes developed for an in-house one-year course in Device Physics, Technology and Characterization at IBM. It is specifically written for the college graduate new in the field of semiconductors. It is also potentially useful to the practicing engineer and scientist who seek to "update" their knowledge on VLSI devices and methods for parameter extractions. It can be used for an introductory course in semiconductors in universities, colleges and technical institutes and may be introduced early in the curriculum because the only prerequisite in mathematics is algebra and elementary calculus. The book consists of six chapters, organized in a logical sequence and covering the range from basic silicon properties to advanced bipolar concepts, including short-channel narrow-channel effects, and device limitations. There is frequent cross-reference between the chapters. However, occasional

overlapping in material was necessary in order to discuss major sections independently. The units used throughout are not consistent mks units. There is frequent use of the angstrom, micrometer and centimeter as the unit of length and electron-volt as the unit of energy. Furthermore, units have been associated with several equations. It is believed that this approach will help better visualizing the quantities in semiconductors. A table of conversion factors is provided on the inside covers of the book. It was attempted to gradually raise the level from chapter 1 to the more difficult sections in chapter 3 after which the level of difficulty remains fairly constant. In each chapter a qualitative description of the device is first given and then followed by a gradual progression into a deeper understanding of the formulas that describe the relations between device and process parameters.

The book begins with the properties of the silicon crystal. The two-carrier concept is introduced on the basis of localized covalent bond-breaking rather than the band-diagram. The effects of temperature and impurities on the carrier concentrations and transport are discussed in detail. Finally, techniques are described to measure bulk and contact resistances and to relate the data to the impurity profile and temperature.

The second chapter details the description of real pn junctions. The formation of the junction is described, using first a thought experiment and then a simple process sequence. The concepts of built-in voltage, depletion regions and junction capacitance are introduced. Methods are described to characterize the junction at thermal equilibrium and under forward and reverse bias.

The third chapter begins with a qualitative discussion of bipolar action and methods to fabricate typical bipolar devices in the planar technology. The process and design parameters that determine the current-voltage characteristics of the device are then discussed quantitatively. This includes devices operated in forward and reverse, vertical and lateral transistors, low-level and high-level injection, second-order effects and voltage and current limitations. In addition, there is useful information on the characteristics of Schottky-barrier diodes, and their applications.

The analysis of the Metal-Insulator-Silicon (MIS) structure in chapter 4 lays the groundwork for a thorough understanding of Insulated Gate Field Effect transistors (IGFET). The structure is introduced not only as a device that is later extended to an IGFET

but also as a powerful tool for process control and diagnostics. The concepts of accumulation, flatband, weak and strong inversion, and threshold voltage are introduced, and the effects of work function difference and oxide charge on the flatband voltage are discussed in detail. Finally, the pulsed CV and quasistatic techniques are described and used to further characterize the silicon surface, sub-surface and insulator quality.

In chapter 5 a junction is placed under the MIS structure to form a gate-controlled pn junction. This provides a tool to measure surface effects on the junction reverse and forward characteristics and to analyze the parameters that affect the threshold voltage and substrate bias sensitivity (body-effect). Finally, the mechanism and effect of hot-carrier injection and trapping in the insulator are discussed.

The discussion of the Metal Insulator Silicon and gate controlled structures brings out much of the physics needed to describe the fundamentals of IGFET's. Chapter 6 begins with a description of basic processing technologies of typical IGFET's followed by an analysis of the current-voltage characteristics of devices having large dimensions and uniform and nonuniform substrate profiles. Major IGFET reliability considerations are discussed. This includes the mechanism of substrate and channel hot electron effects and transient upsets due to the incidence of single energetic particles. Second-order effects, such as short and narrow channel effects are introduced together with device limitations as the device dimensions are reduced. The chapter concludes with a detailed discussion of Complementary Metal-Oxide-Silicon (CMOS) structures which has substantial flexibility to VLSI by combining n-channel and p-channel devices on the same chip. The advantages and limitations of CMOS are detailed using a simple inverter. In particular, the SCR action (latch-up) in CMOS is related to the horizontal and vertical device geometries. The different process considerations and trade-offs are discussed and a typical CMOS technology described for illustration.

The authors hope that the book will be useful to new engineers in the field of semiconductors and that this may justify a second edition at a later time. With this in mind, they would appreciate comments from their readers.

Acknowledgements

Several explanations and illustrations were adapted from available publications which we hope to have given proper credit. In particular, we have used in chapters 1, 2 and 3 descriptions from the SEEC series, as referenced in the text.

We thank all the students and colleagues at IBM for their invaluable discussions and suggestions for improving the manuscript and the course. We also wish to express our thanks to Dr. J. Uyemura, Georgia Institute of Technology, and Dr. W. Bidermann, Digital Equipment Corporation for reading all the book prior to publication and helping improve it. In particular, Dr. Uyemura's critical reading of the text has resulted in several changes and improvements.

One of us (BEK) is grateful to Dr. W.P. Noble Jr. (IBM), for not only allowing him to use some of his notes and figures on the short and narrow channel effects but also for carefully reading and correcting the last two chapters, and to R. C. Flaker (IBM) for reading and correcting the chapter on bipolar transistors.

BEK remains deeply grateful to his dear friend and colleague Dr. A.F. Puttlitz (IBM) for patiently and thoroughly reading the entire book in manuscript and then in proof stage and relentlessly solving several problems, checking the numerical accuracy and correcting the errors. We and not he take the full blame for the remaining errors.

For allowing us the adaptation or reprint of their figures and illustrations acknowledgement is due to J. Wiley Publishing Co. for figures 2.25, 2.26 and 2.27, Pergamon Press Inc. for figure 1.16, MC Morgan-Grampian Publishing Co. (Benwill Publishing Corp.) for figures 1.25, 1.26, 1.27 and 1.29, Bell Telephone Labs. for the nomograph in table 2.1, Tektronix Inc. for figures 3.10, 3.11, 3.13, 3.29 and 3.32, and Academic Press Inc. for figure 6.18.

We thank Mrs. Paula Pinard for typing the entire text. Finally, we wish to thank our management team at IBM General Technology Division, Burlington, Vermont, for their assistance in preparing the book in its camera ready form. The authors, however, take full responsibility for the contents of the book.

CONTENTS

TABLE OF SYMBOLS	
PREFACE	xv
ACKNOWLEDGEMENTS	xix
CHAPTER 1. RESISTANCES AND THEIR MEASUREMENTS	
1.0 INTRODUCTION	1
1.1 RESISTANCE	2
1.2 RESISTIVITY	7
1.3 CURRENT DENSITY	8
1.4 ELECTRIC FIELD, MOBILITY, CONDUCTIVITY	
AND RESISTIVITY	10
1.5 CARRIER CONCENTRATIONS	17
1.6 SHEET RESISTANCE AND TECHNIQUES FOR	
ITS EVALUATION	31
1.7 LINE WIDTH AND MASK ALIGNMENTS	41
1.8 THE SPREADING RESISTANCE TECHNIQUE SUMMARY OF IMPORTANT EQUATIONS	47
REFERENCES	53 54
REI EREINCES	34
CHAPTER 2. PN JUNCTIONS	
2.0 INTRODUCTION	55
2.1 DESCRIPTION OF PN JUNCTION	55
2.2 FABRICATION OF A PN JUNCTION	58
2.3 CHARACTERISTICS OF THE PN JUNCTION AT	
THERMAL EQUILIBRIUM	68
2.4 FORWARD BIASED PN JUNCTION	89
2.5 REVERSE BIASED PN JUNCTION	104
SUMMARY OF IMPORTANT EQUATIONS	138
REFERENCES	141
CHAPTER 3. THE BIPOLAR TRANSISTOR	
3.0 INTRODUCTION	143
3.1 TRANSISTOR ACTION	143
3.2 A TYPICAL BIPOLAR PROCESS SEQUENCE	143
3.3 INJECTION PARAMETERS, WIDE BASE REGION	164
3.4 INJECTION PARAMETERS, NARROW BASE REGION	178
3.5 THE SCHOTTKY BARRIER DIODE	209
3.6 MAXIMUM TRANSISTOR VOLTAGE LIMITATIONS	227
3.7 HIGH-CURRENT TRANSISTOR CHARACTERISTICS	246

,

3.8 HIGH-FREQUENCY AND SWITCHING BEHAVIOR SUMMARY OF IMPORTANT EQUATIONS REFERENCES	258 281 284
CHAPTER 4. THE MIS CV TECHNIQUE	
4.0 INTRODUCTION	287
4.1 THE INSULATOR CAPACITANCE	288
4.2 THE IDEAL MOS SYSTEM	296
4.3 DESCRIPTION AND ANALYSIS OF AN IDEAL CV-CURVE	319
4.4 THE REAL MIS STRUCTURE	328
4.5 METHODS TO EVALUATE CV-PLOTS	345
SUMMARY OF IMPORTANT EQUATIONS	369
REFERENCES	373
CHAPTER 5. SURFACE EFFECTS ON PN JUNCTIONS	
5.0 INTRODUCTION	377
5.1 IDEAL STRUCTURE WITHOUT APPLIED BIAS	378
5.2 IDEAL STRUCTURE WITH APPLIED BIAS ON THE GATE	379
5.3 EFFECT OF INSULATOR CHARGE AND WORK-FUNCTION	
DIFFERENCE	384
5.4 BODY-EFFECT OR SUBSTRATE BIAS SENSITIVITY	385
5.5 REVERSE CURRENT	390
5.6 EFFECT OF GATE BIAS ON THE JUNCTION	
BREAKDOWN VOLTAGE	396
5.7 INJECTION OF HOT CARRIERS INTO THE INSULATOR	401
5.8 SURFACE EFFECTS ON THE JUNCTION	
FORWARD CHARACTERISTICS	403
SUMMARY OF IMPORTANT EQUATIONS REFERENCES	405
REFERENCES	408
CHAPTER 6. INSULATED-GATE-FIELD-EFFECT-TRANSISTOR (IGFET)	
6.0 INTRODUCTION	409
6.1 PRINCIPLE OF OPERATION	411
6.2 FABRICATION TECHNIQUES	418
6.3 CURRENT-VOLTAGE CHARACTERISTICS, LONG AND	
WIDE CHANNEL, UNIFORM SUBSTRATE	431
6.4 NON-UNIFORM SUBSTRATE PROFILE	463
6.5 SECOND-ORDER EFFECTS, DEVICE LIMITS AND	
DESIGN CONSIDERATIONS	472
6.6 TYPES OF IGFETS AND APPLICATIONS	500
6.7 CMOS	519
SUMMARY OF IMPORTANT EQUATIONS	549
REFERENCES	552

UNIVERSAL PHYSICAL CONSTANTS	559
CONVERSION FACTORS	559
THE GREEK ALPHABET	561
INDEX	563

vii

CHAPTER 1

RESISTANCES AND THEIR MEASUREMENTS

1.0 Introduction

Electric current is the flow of charged particles. In order to contribute to the current, the charged particles must be free to move. In metals the carriers of electricity are negatively charged free electrons. In semiconductors such as silicon there are two types of carriers, namely free electrons and positive holes. If silicon, a group IV element, is doped with elements of the fifth group, such as arsenic or phosphorus, the concentration of free electrons increases while the concentration of holes decreases. In this case silicon becomes n-type, since it contains electrons as majority carriers and holes as minority carriers. When silicon is doped with elements of the third group, such as boron, it becomes p-type with holes as majority carriers and electrons as minority carriers. At room temperature the carriers have enough thermal energy to keep in constant but random motion as illustrated in figure 1.1.




Fig. 1.1 Random motion of a carrier in a crystal. Each arrow represents a random path between collisions. On the average the carrier does not move in a particular direction. At room temperature the carriers fly at a velocity of about 107 cm/s between collisions.