

2001/2/26
IEEE TRANSACTIONS ON

CIRCUITS AND
SYSTEMS

电路与系统

II: ANALOG AND DIGITAL SIGNAL PROCESSING

JANUARY 2000

VOLUME 47

NUMBER 1

II 辑: “模拟与数字信号处理”



IEEE

Institute of Electrical & Electronics Engineers, Inc.



IEEE CIRCUITS AND SYSTEMS SOCIETY

The Circuits and Systems Society is an association of IEEE members with professional interest in the field of circuits and systems theory. All members of the IEEE are eligible for membership in the Society and will receive this TRANSACTIONS upon payment of the annual Society membership fee of \$7.00, plus an annual subscription fee of \$14.00. For information on joining, write to the IEEE at the address below. *Member copies of Transactions/Journals are for personal use only.*

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING

Editor-in-Chief

CHRIS TOUMAZOU
Dept. Elect. & Electron. Eng.
Imperial College
Exhibition Rd.
London SW7 2BT, U.K.

Corresponding Editor

ALISON J. PAYNE
Dept. Elect. & Electron. Eng.
Imperial College
Exhibition Rd.
London SW7 2BT, U.K.

Associate Editors

Analog Circuits & Signal Processing

GERT CAUWENBERGHS
gent@jhu.edu
DOUGLAS FREY
drf3@lehigh.edu
RANDY GEIGER
rlgeiger@iastate.edu
BARRIE GILBERT
Barrie.Gilbert@analog.com
MARCUS HELFENSTEIN
helfenst@isi.ee.ethz.ch
MICHIEL KOUWENHOVEN
m.h.l.kouwenhoven@its.tudelft.nl
PIETER MOLE
pjm@nortel.co.uk
LASZLO TOTTH
totth@elab.columbia.edu

VLSI Digital Circuits & Systems

EBY FRIEDMAN
friedman@ece.rochester.edu

IVAN KOURTEV
ivan@ee.pitt.edu

THANOS STOURAITIS
thanos@ee.upatras.gr

RF Circuits

MOHAMMED ISMAIL
ismail@ee.eng.ohio-state.edu
KOSTAS MANETAKIS
km@design.mxim.com
HOWARD LUONG
ee@luong.ust.hk
KOSTAS MANETAKIS
km@design.mxim.com
WOUTER SERDIJN
w.a.serdijn@its.tudelft.nl

Nonlinear Circuits

PETER KENNEDY
Peter.Kennedy@ucd.ie
LIJLJANA TRAJKOVIC
ljilja@cs.sfu.ca

Digital Signal Processing

JONATHAN CHAMBERS
jonc@ic.ac.uk
COLIN COWAN
c.f.n.cowan@ee.qub.ac.uk
W. KENNETH JENKINS
jenkins@engr.ups
JAMES LEBLANC
leblanc@nmsu.edu
YONG CHING LIM
elelimyc@nus.edu.sg
ATHANASSIOS SKODRAS
skodras@cti.gr
TANIA STATHAKI
tania@ic.ac.uk
CAD Design Tools
GEORGES GIELEN
georges.gielen@esat.kuleuven.ac.be
JEONG-TAEK KONG
jkong@samsung.co.kr

Neural Networks, Bio-Inspired Circuits, & Sensory Processing

ANDREAS G. ANDREOU
andreou@jhu.edu
TOR SVERRE LANDE
bassen@ifi.uio.no
ANGEL RODRIGUEZ-VAZQUEZ
angel@cnm.us.es
MONA ZAGHLOUL
zaghloul@seas.gwu.edu
Mixed-Mode
IURI MEHR
iuri.mehr@analog.com
RICHARD SHI
shi@ee.washington.edu

THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Officers

BRUCE A. EISENSTEIN, *President*
JOEL B. SNYDER, *President-Elect*
DAVID J. KEMP, *Secretary*
DAVID A. CONNER, *Treasurer*
LYLE D. FEISEL, *Vice President, Educational Activities*

MICHAEL S. ADLER, *Vice President, Publication Activities*
ANTONIO BASTOS, *Vice President, Regional Activities*
DONALD C. LOUGHRY, *President, Standards Association*
ROBERT A. DENT, *Vice President, Technical Activities*
MERRILL W. BUCKLEY, *President, IEEE USA*

RALPH W. WYNDRUM, JR., *Director, Division I—Circuits and Devices*

Executive Staff

DANIEL J. SENESE, *Executive Director*

DONALD CURTIS, *Human Resources*
ANTHONY DURNIAK, *Publications*
JUDITH GORMAN, *Standards Activities*
CECELIA JANKOWSKI, *Regional Activities*
PETER A. LEWIS, *Educational Activities*

RICHARD D. SCHWARTZ, *Business Administration*
W. THOMAS SUTTLE, *Professional Activities*
MARY WARD-CALLAN, *Technical Activities*
JOHN WITSKEN, *Information Technology*

IEEE Periodicals

Transactions/Journals Department
Staff Director: FRAN ZAPPULLA
Editorial Director: VALERIE CAMMARATA
Production Director: ROBERT SMREK
Transactions Manager: GAIL S. FERENC
Electronic Publishing Manager: STEPHEN COHEN
Managing Editor: MONA MITTRA
Associate Editor: JILL A. CIANFLONE

Acknowledgment
Reprint authorized by
The Institute of Electrical
and Electronics Engineers
Inc. (IEEE)

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING (ISSN 1057-7130) is published monthly by the Institute of Electrical and Electronics Engineers, Inc. Responsibility for the contents rests upon the authors and not upon the IEEE, the Society/Council, or its members. IEEE Corporate Office: 3 Park Avenue, 17th Floor, New York, NY 10016-5997. IEEE Operations Center: 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. NJ Telephone: 732-981-0060. Price/Publication Information: Individual copies: IEEE Members \$10.00 (first copy only), nonmembers \$20.00 per copy. (Note: Add \$4.00 postage and handling charge to any order from \$1.00 to \$50.00, including prepaid orders.) Member and nonmember subscription prices available upon request. Available in microfiche and microfilm. Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy for private use of patrons, provided the per-copy fee indicated in the code at the bottom of the first page is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For all other copying, reprint, or republication permission, write to Copyrights and Permissions Department, IEEE Publications Administration, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. Copyright © 1999 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved. Periodicals Postage Paid at New York, NY and at additional mailing offices. Postmaster: Send address changes to IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING, IEEE, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. GST Registration No. 125634188. Printed in U.S.A.

IEEE CIRCUITS AND SYSTEMS SOCIETY

Officers

B. J. SHEU, President
Avant! Corporation
46871 Bayside Parkway
Fremont, CA 94538

H. C. REDDY, President-Elect
Dept. Elect. Eng.
California State Univ.
Long Beach, CA 90840

G. S. MOSCHYTZ, Past President
Swiss Federal Inst. of Technol.
Inst. Signal and Information Processing
ETH Zentrum, 8092 Zurich
Switzerland

I. N. HAJI, Administrative VP
Coordinated Sci. Lab.
Univ. Illinois
Urbana, IL 61801

G. A. DE VEIRMAN, VP—Conferences
Silicon Systems, Inc.
14351 Myford Rd., M/S C-100
Tustin, CA 92780

G. DE MICHELI, VP—Publications
Gates Comp. Science, Rm 333
Stanford Univ.
Stanford, CA 94305

M. E. ZAGHLOUL, VP—Technical Activities
Dept. Elect. Comput. Eng.
George Washington Univ.
Washington, DC 20052

A. E. DUNLOP, VP—Regions 1-7
Lucent Technologies
600 Mountain Ave., Rm. 2T-202
Murray Hill, NJ 07974

A. C. DAVIES, VP—Region 8
Dept. Elect. Electron. Eng.
Univ. London
King's College Strand
London WC2R 2LS, U.K.

J. E. COUSSEAU, VP—Region 9
Dept. Elect. Eng.
Nat. Southern Univ.
Bahia Blanca 8000
Argentina

T. T. S. NG, VP—Region 10
Dept. Elect. Electron. Eng.
Univ. Hong Kong
Pokfulam Road
Hong Kong

Board of Governors

Term Ends December 31, 2000

W. BLACK
R. J. MARKS II
J. A. NOSSEK

Term Ends December 31, 2001

E. G. FRIEDMAN
N. FUJII
I. GALTON

Term Ends December 31, 2002

G. E. GIELEN
R. GUPTA
M. HASLER

P. PIRSCH
H. YASUURA

Representatives

Solid-State Circuits Society

E. G. FRIEDMAN
Dept. Elect. Eng.
Univ. Rochester
Rochester, NY 14627

IEEE Neural Networks Council

C. Y. WU
Dept. Electron. Eng.
Nat. Chiao Tung Univ.
Hsin-Chu City
300 Taiwan, R. O. C.

J. M. ZURADA
Dept. Elect. Eng.
Univ. Louisville
Louisville, KY 40292

IEEE Sensors Council

F. MALOBERTI
Dept. Electronics
Pavia Univ.
27100 Pavia
Italy

M. E. ZAGHLOUL
Dept. Elect. Comput. Eng.
George Washington Univ.
Washington, DC 20052

IEEE Press Liaison

G. W. ROBERTS
Dept. Elect. Eng.
McGill Univ.
Montreal, PQ H3A 2A7
Canada

Standing Committees

Awards

Mac Van Valkenburg Award
Technical Achievement Award
Meritorious Service Award
Education Award
CAS Industrial Pioneer Award
Darlington Award
Guillemin-Cauer Award
CAD Trans. Best Paper Award
CSVT Trans. Best Paper Award
VLSI Trans. Best Paper Award

Outstanding Young Author Award
Chapter-of-the-Year Award
G. S. MOSCHYTZ
Swiss Federal Inst. of Technol.
Inst. Signal and Inform.
Processing
ETH Zentrum
8092 Zurich, Switzerland

Constitution & Bylaws

K. THULASIRAMAN
Sch. Comput. Sci.
Univ. Oklahoma
Norman, OK 73019

Fellows

L. O. CHUA
Dept. EECS
Univ. California
Berkeley,
CA 94720

Nominations

R. J. P. de FIGUEIREDO
Dept. ECE
Univ. California
Irvine, CA 92697

Dist. Lecturer Program

B. A. SHENOI
Dept. Elect. Eng.
Wright State Univ.
Dayton, OH 45435

Technical Committees

Analog Signal Processing
R. HAJJANI
Dept. Elect. Comput. Eng.
Univ. Minnesota
Minneapolis, MN 55455

Cellular Neural Networks & Array Computing
T. ROSKA
Comput. Automaton
Res. Inst.
Hungarian Acad. Sci.
1111 Budapest, Hungary

Circuits & Systems for Communications
M. A. BAYOUMI
Center Adv. Comput. Studies
Univ. Southwestern Louisiana
Lafayette, LA 70504

Computer-Aided Network Design
A. E. DUNLOP
Lucent Technologies
600 Mountain Ave.
Murray Hill, NJ 07974

Digital Signal Processing
Y. C. LIM
Elect. Eng. Dept.
Nat. Univ. Singapore
Singapore 0511

Multimedia Syst. & Appl.
C. S. LI
IBM T. J. Watson Res. Ctr.
30 Sawmill River Rd.
Hawthorne, NY 10532

Neural Syst. & Appl.
C. Y. WU
Dept. Electron. Eng.
Nat. Chiao Tung Univ.
Hsin-Chu City
300 Taiwan, R.O.C.

Nonlinear Circuits & Syst.
T. NISHI
Dept. Comput. Sci./
Commun. Eng.
Kyushu Univ.
Fukuoka 812, Japan

Power Syst. & Power Elect. Circuits
A. IOINOVICI
Dept. Elect. Electron. Eng.
Holon Inst. Technol. Education
Holon 58102, Israel

Sensors & Micromachining
M. E. ZAGHLOUL
Dept. Elect. Comput. Eng.
George Washington Univ.
Washington, DC 20052

Visual Signal Proc. & Commun.
Y.-Q. ZHANG
Microsoft Research
SF, Beijing Sigma Center
No. 49, Zhichun Road
Beijing 100080, China

VLSI Syst. & Appl.
T. STOURAITIS
Dept. Elect. Eng.
Univ. Patras
26500 Patras
Greece

IEEE CAD Trans.
G. DE MICHELI, Editor
Gates Comp. Science,
Rm 333
Stanford Univ.
Stanford, CA 94305

IEEE CAS I Trans.
M. N. S. SWAMY, Editor
Dept. Elect. Comput. Eng.
Concordia Univ.
Montreal, PQ H3G 1M8
Canada

IEEE CAS II Trans.
C. TOUMAZOU, Editor
Dept. Elect. Electron. Eng.
Imperial College
Exhibition Road
London SW7 2BT, U.K.

A. J. PAYNE, Corresponding Editor
Dept. Elect. Electron. Eng.
Imperial College
Exhibition Road
London SW7 2BT, U.K.

IEEE CSVT Trans.
W. LI, Editor
Optivision, Inc.
3450 Hillview Ave.
Palo Alto, CA 94304

IEEE Multimedia Trans.
M.-T. SUN, Editor
Dept. Elect. Eng.
Univ. Washington
Seattle, WA 98195

IEEE VLSI Syst. Trans.

W. WOLF, Editor
Dept. Elect. Eng.
Princeton Univ.
Princeton, NJ 08544

IEEE CAS Newsletter

M. K. SAIN, Editor
Dept. Elect. Eng.
Univ. Notre Dame
Notre Dame, IN 46556

IEEE Circuits and Devices Mag.

M. E. ZAGHLOUL, Editor for CAS Society
Dept. Elect. Comput. Eng.
George Washington Univ.
Washington, DC 20052

APCCAS Gen. Chair
Y.-S. WU
Tianjin University
Tianjin 300072
China

DAC Gen. Chair
G. DE MICHELI
Gates Comp. Sci.,
Rm. 333
Stanford Univ.
Stanford, CA 94305

ICCAD Gen. Chair
E. M. SENTOVICH
Cadence Berkeley Labs.
2001 Addison St., 3rd fl.
Berkeley, CA 94704

ICCD Gen. Chair
C. CHASE
Dept. ECE
Univ. Texas
Austin, TX 78712

ICECS Gen. Chair
A. A. SFEIR
Lebanese American
Univ.
Beirut, Lebanon

ISCAS Gen. Chair
M. HASLER
Dept. Elect. Eng.
Swiss Federal Inst.
Technol., EPFL
1015 Laussane
Switzerland

MWSCAS Gen. Chair
F. SALAM
Dept. Elect. Eng.
Michigan State Univ.
East Lansing, MI 48824

INFORMATION FOR AUTHORS

The IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING is published monthly with a distribution of over 11,000 copies. The field of interest covered includes analog, passive, switched-capacitor, and digital filters; electronic circuits, networks, and RF communication circuits; system theory; discrete, IC, and VLSI circuit design; multidimensional circuits and systems; large-scale systems; and nonlinear circuits and systems. Submissions dealing with application on circuits and systems are strongly encouraged. This TRANSACTIONS consists of two types of publications.

- 1) **Papers:** Contributions in this section describe excellent and useful new results, ideas, or innovations that advance significantly the state-of-the-art circuits and systems; alternatively, they may present excellent tutorial expositions on topics of current interest.
- 2) **Transactions Briefs:** Contributions in this section describe good new ideas, results, or innovations that advance measurably the state-of-the-art in circuits and systems.
- 3) **Circuits and Systems Tutorials:** Contributions in this section present, in a clearly legible manner, expositions on topics of interest to TRANSACTIONS readers. These papers lucidly explain topics in a tutorial fashion with a minimum of mathematical description. These papers should be legible to EE non-specialists. They must possess a new or innovative slant in the method of presentation.

The submission of a contribution is taken to manifest the fact that the submission has not been submitted, accepted, published, or copyrighted elsewhere. However, manuscripts submitted to or accepted by this TRANSACTIONS may also be submitted for oral presentation at the IEEE International Symposium on Circuits and Systems or other conferences sponsored by the IEEE Circuits and Systems Society.

Contributions which are of general interest and of value to the entire IEEE membership should be submitted for publication in the Proceedings of the IEEE. To avoid publication delays, please submit electronically all manuscripts to the Editor and observe the following guidelines.

A. Submission of a Paper or Transactions Brief

All papers must be submitted electronically. To submit your paper electronically:

- 1) Go to <http://edgar.ee.ic.ac.uk/ieee>
- 2) Choose *Submit a Paper*.
- 3) Fill out the login form by providing your last and first name (first letter of each name capitalized), password (if you have entered into the database as an author before), and e-mail address
- 4) If you have entered the database before and you just entered your information correctly in the login form, you will be logged in and given the opportunity to submit your paper. If not, you will be asked to fill out a form with your name, address, email address, etc. You will also be asked to provide a password. Either way, you should click on the button to submit your paper.
- 5) Fill out the submission form and submit. This will add a record to the submission database and begin the submission process.
- 6) You will then receive a submission feedback page and a chance to upload your manuscript. You may upload a postscript, Microsoft Word, or pdf file by using the browse button to search your hard drive and hitting the "Submit Query" button.
- 7) If you get the "Thank you" page, your file has been submitted along with the information which describes it.
- 8) *Note:* Typical file sizes are between 1 and 3 MBytes. The smaller you make your file, the more likely it will be transferred without timing out. Currently the timeout value is set to 1 hour; however, congestion on the internet could cause it to stall indefinitely, in which case you should try your submission again during off hours in your area. Files of more than 10MB have been successfully transferred before, but only after repeated attempts during off hours.

B. Paper or Transactions Brief Guidelines

- 1) Manuscripts submitted as papers should state the significance of the problem in the Introduction.
- 2) The length of a manuscript submitted as a paper should not exceed the equivalent of 30 double-spaced typewritten pages (8 1/2 x 11) including figures, and a Transactions Brief should not exceed six double-spaced typewritten pages and six figures of moderate size, or eight double-spaced typewritten pages but no figures.

C. Style for Submission of Manuscript

- 1) The manuscript should be typewritten using double space; use one side of sheet only. (Good office-duplicated copies are acceptable.)
- 2) Provide an informative 100- to 250-word abstract, at the head of the manuscript.
- 3) Provide a separate double-spaced sheet listing all footnotes, beginning with "Manuscript received _____" and "Affiliation of author" and continuing with numbered footnotes. Acknowledgement of financial support is often placed at the end of the footnote.
- 4) References may appear as numbered footnotes, or in a separate bibliography at the end of the paper, with items referred to by numerals in square brackets, e.g. [12]. In either case, references should be complete and in IEEE style (see item 6).
 - a) *Style for papers:* Author, first initials followed by last name, title, volume, inclusive page numbers, month, and year.
 - b) *Style for books:* Author, title, location and publisher, year, chapter or page number (if desired).
- 5) Provide a separate sheet listing all figure captions, in proper style for the typesetter, e.g., "Fig. 6. The final wide-band amplifier design."
- 6) For further information see the booklet *Information for IEEE Transactions and Journal Authors*, available from the IEEE Periodicals Department, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331 or by email to trans@ieee.org or by fax at (732) 562-0545.

D. Style for Illustrations

Figures and photos should be original proofs and not copies. Photos must be glossy prints without screens. Laser prints are not acceptable in place of photos or where grayscale graphics are involved. All line drawings and photos should be in black and white, unless color is specifically requested. Font size should be readily legible when the drawing is reduced to a 1 or 2 column within (i.e., or as much as a 4:1 reduction from the original). All original material should not be larger than 8-1/2 x 11 in.

E. Page Charges

After a manuscript has been accepted for publication, the author's institution will be approached with a request to pay a charge of \$110 per page to cover part of the cost of publication. If the page charge is honored, the author will receive 100 free reprints (without covers). Otherwise, IEEE will charge a mandatory page charge of \$175 per page for each page in excess of 10. Detailed instructions will accompany the page proofs.

F. Copyright

It is the policy of the IEEE to own the copyright to the technical contributions it publishes. To comply with IEEE copyright policy, authors are required to sign an IEEE Copyright Transfer Form before publication in either the print or electronic medium. The form is provided upon approval of the manuscript. Authors must submit a signed copy of this form with their approved manuscript.

G. Special Issues and Special Sections

Special Issues or Special Sections of this TRANSACTIONS may be proposed to the Editor by any individual when a new, unique, exciting and/or timely subject area is identified. Special Sections consists of five to seven relevant papers.

H. Electronic Form of Final Manuscript

For the final printed production of the manuscript, the author will need to provide a disk (3-1/2") and two paper copies of the peer approved version. Please be certain that changes made to the paper version are incorporated into your disk version and include an ASCII version of the file. Note the operating system (DOS, MAC, UNIX, etc.) and the software used on the label of the disk. Check that your files are complete including: abstract, text, references, footnotes, biographies, and figure captions. IEEE can process most commercial software, but not page layout programs (i.e., FrameMaker). Do not send PostScript files. The preferred programs are TEX, LATEX, and WordPerfect (use standard macros). At IEEE, LATEX style files can be obtained by email at "help@ep.ieee.org."



IEEE TRANSACTIONS ON

CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

JANUARY 2000

VOLUME 47

NUMBER 1

ICSPE5

(ISSN 1057-7130)

SPECIAL SECTION ON CIRCUITS AND SYSTEMS FOR WIRELESS COMMUNICATIONS

SPECIAL SECTION PAPERS

A Multicarrier QAM Modulator	J. Vankka, M. Kosunen, I. Sanchis, and K. Halonen	1
------------------------------------	---	---

SPECIAL SECTION TRANSACTIONS BRIEFS

Phase Noise in a Differential CMOS Voltage-Controlled Oscillator for RF Applications	F. Herzel, M. Pierschel, P. Weger, and M. Tiebout	11
Optimizing the Design of Spiral Inductors on Silicon	J. E. Post	15
RC Sequence Asymmetric Polyphase Networks for RF Integrated Transceivers	S. H. Galal, H. F. Ragaie, and M. S. Tawfik	18

REGULAR ISSUE PAPERS

Analog Circuits and Signal Processing

Evaluation of Output Frequency Responses of Nonlinear Systems Under Multiple Inputs	Z.-Q. Lang and S. A. Billings	28
---	-------------------------------	----

DSP

A New Reverse Jacket Transform and its Fast Algorithm	M. H. Lee	39
High-Speed Recursive Digital Filters Based on the Frequency-Response Masking Approach	H. Johansson and L. Wanhammar	48

TRANSACTIONS BRIEFS

SPICE Simulation and Tradeoffs of CMOS LNA Performance with Source-Degeneration Inductor	H.-Y. Tsui and J. Lau	62
A "Double-Face" Bit-Serial Architecture for the 1-D Discrete Wavelet Transform	F. Marino	65
Autoregressive Parameter Estimation from Noisy Data	W. X. Zheng	71
A Novel Architecture of Inverse Quantization and Multichannel Processing for MPEG-2 Audio Decoding	T.-H. Tsai and L.-G. Chen	75
Envelope-Constrained H-Infinity FIR Filter Design	Z. Tan, Y. C. Soh, and L. Xie	79
Stochastic Formulation of Bandlimited Signal Interpolation	H. Choi and D. C. Munson, Jr.	82

CALLS FOR PAPERS

Special Issue on Multimedia Over IP		86
---	--	----

IEEE COPYRIGHT FORM		87
---------------------------	--	----



IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

FEBRUARY 2000

VOLUME 47

NUMBER 2

ICSPE5

(ISSN 1057-7130)

REGULAR PAPERS

Analog Circuits and Signal Processing

- A 2.7-V Elliptical MOSFET-Only $g_m C$ -OTA Filter S. Lindfors, K. Halonen, and M. Ismail 89
- CMOS Output Stages for Low-Voltage Power Supplies G. Palmisano, G. Palumbo, and R. Salerno 96

CAD Design Tools and Modeling

- Behavioral Modeling of Microelectromechanical Systems (MEMS) with Statistical Performance-Variability Reduction and Sensitivity Analysis A. Dewey, H. Ren, and T. Zhang 105

Digital Signal Processing

- Weighted Least-Squares Method for Designing Variable Fractional Delay 2-D FIR Digital Filters T.-B. Deng and W.-S. Lu 114

Nonlinear Circuits and Systems

- Analog Synthesizer of Orthogonal Signals V. Chesnokov 125

TRANSACTIONS BRIEFS

- A 1.0-GHz 0.6- μm 8-bit Carry Lookahead Adder Using PLA-Styled All-N-Transistor Logic C.-C. Wang, C.-J. Huang, and K.-C. Tsai 133
- Analysis of Leakage Current Induced Nonlinearity in Resistor-Ladder Based Data Converters P. C. Maulik 136
- Low-Power FIR Filter Realization with Differential Coefficients and Inputs T.-S. Chang, Y.-H. Chu, and C.-W. Jen 137
- A Modular Current-Mode Classifier Circuit for Template Matching Application B.-D. Liu, C.-Y. Chen, and J.-Y. Tsao 145
- Neural-Network Based Analog-Circuit Fault Diagnosis Using Wavelet Transform as Preprocessor M. Aminian and F. Aminian 151
- Cascaded Parallel Oversampling Sigma-Delta Modulators X. Wang, W. Qin, and X. Ling 156
- Time-Scaled Electrical Networks—Properties and Applications in the Design of Programmable Analog Filters S. Pavan and Y. Tsividis 161

CALLS FOR PAPERS

- ISCAS 2001 166
- Special Issue on Multimedia Over IP 167
-



IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

MARCH 2000

VOLUME 47

NUMBER 3

ICSPE5

(ISSN 1057-7130)

PAPERS

Analog Circuits and Signal Processing

- A Loss-Control Feedback Loop for VCO Indirect Tuning of RF Integrated Filters *D. Li and Y. P. Tsividis* 169
- Low-Voltage Analog Circuit Design Based on Biased Inverting Opamp Configuration
..... *S. Karthikeyan, S. Morteza pour, A. Tammineedi, and E. K. F. Lee* 176

Mixed-Mode Signal Processing

- Digital Cancellation of D/A Converter Noise in Pipelined A/D Converters..... *I. Galton* 185

VLSI Digital Circuits and Systems

- Residue-to-Binary Converters Based on New Chinese Remainder Theorems *Y. Wang* 197

TRANSACTIONS BRIEFS

- A Frequency-Domain Approach to Polynomial-Based Interpolation and the Farrow Structure..... *J. Vesma* 206
- The Wavelet Transform-Domain LMS Algorithm: A More Practical Approach *S. Attallah* 209
- Filter-Generating Systems..... *S. Samadi, A. Nishihara, and H. Iwakura* 214
- Synthesis and Pipelining of Ladder Wave Digital Filters *S.-M. Kim and J.-G. Chung* 222
- Inherently Linear Capacitor Error-Averaging Techniques for Pipelined A/D Conversion..... *Y. Chiu* 229
- Comments on "A Transformation to Obtain CCII-Based Adjoint of Op-Amp Based Circuits"
..... *P. V. Ananda Mohan* 233
- Author's Reply *C. A. Papazoglou and C. A. Karybakas* 233
- Corrections to "Improved Structures for Programmable Filters: Application in a Switched-Capacitor Adaptive Filter
Design" *T. Ndjountche and R. Unbehauen* 234

CALLS FOR PAPERS

- ISCAS 2001 235
- Special Issue on Multimedia Over IP 236
-



IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

APRIL 2000

VOLUME 47

NUMBER 4

ICSPE5

(ISSN 1057-7130)

SPECIAL SECTION ON ADVANCES IN SIMULATION OF HIGH-SPEED CIRCUITS AND INTERCONNECTS

GUEST EDITORIAL

Special Section on Advances in Simulation of High-Speed Circuits and Interconnects *M. Nakhla and A. Ushida* 237

SPECIAL SECTION PAPERS

Generating Nearly Optimally Compact Models from Krylov-Subspace Based Reduced Order Models *M. Kamon, F. Wang, and J. White* 239

Development of Model Libraries for Embedded Passives Using Network Synthesis *K. L. Choi and M. Swaminathan* 249

A Method for Reduced-Order Modelling and Simulation of Large Interconnect Circuits and its Application to PEEC Models with Retardation *J. Cullum, A. Ruelhi, and T. Zhang* 261

Computer-Aided Circuit Analysis Tools for RFIC Simulation: Algorithms, Features, and Limitations *K. Mayaram, D. C. Lee, S. Moinan, D. A. Rich, and J. Roychowdhury* 274

Passive Interconnect Reduction Algorithm for Distributed/Measured Networks *R. Achar, P. K. Gunupudi, M. Nakhla, and E. Chiprout* 287

SPECIAL SECTION TRANSACTIONS BRIEFS

Synthesis of Time-Domain Models for Interconnects Having 3-D Structure Based on FDTD Method *T. Watanabe and H. Asai* 302

REGULAR ISSUE PAPERS

Analog Circuits and Signal Processing

A Novel Fully Differential Current Conveyor and Applications for Analog VLSI *A. A. El-Adawy, A. M. Soliman, and H. O. Elwan* 306

DSP

Compact Recursive Structures for Discrete Cosine Transform *J.-F. Yang and C.-P. Fang* 314

Neural Networks

A Resistor/Transconductor Network for Linear Fitting *B. E. Shi, L. Gao, and K. K. Lau* 322

Signal Processing

Optimal Construction of Reduced Pyramids for Lossless and Progressive Image Coding *D. Tzovaras and M. G. Strintzis* 332

TRANSACTIONS BRIEFS

Extended Mean-Distance-Ordered Search Using Multiple l_1 and l_2 Inequalities for Fast Vector Quantization *S.-Y. Choi and S.-I. Chae* 349

MVDR Beamforming and Generalized Sidelobe Cancellation Based on Inverse Updating with Residual Extraction *M. Moonen and I. K. Proudler* 352

A High-Speed Fully Differential Current Switch *L. Luh, J. Choma, Jr., and J. Draper* 358

A Continuous-Time Common-Mode Feedback Circuit (CMFB) for High-Impedance Current-Mode Applications *L. Luh, J. Choma, Jr., and J. Draper* 363

Comments on "A Systematic Approach for Design of Digit-Serial Signal Processing Architectures" *B. E. Sağlam, G. Cösgul, and G. Dündar* 369

CALLS FOR PAPERS

ISCAS 2001 371



IEEE TRANSACTIONS ON

CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

MAY 2000

VOLUME 47

NUMBER 5

ICSPE5

(ISSN 1057-7130)

PAPERS

Analog Circuits and Signal Processing

- Effects of Transistor Nonidealities on High-Order Log-Domain Ladder Filter Frequency Responses..... V. W. Leung and G. W. Roberts 373
- Digitally Programmable Decibel-Linear CMOS VGA for Low-Power Mixed-Signal Applications H. O. Elwan and M. Ismail 388
- Optimum Preamplification and Shaping of Signals Delivered By Photodetectors Without Internal Amplification: A Theoretical Analysis L. Rovati 399

Mixed-Mode Signal Processing

- Adaptive Sigma-Delta Modulation with One-Bit Quantization..... C. M. Zierhofer 408

Sensory/Bio-Inspired Circuits

- Point-to-Point Connectivity Between Neuromorphic Chips Using Address Events (*Invited Paper*) K. A. Boahen 416
- A Low-Power Orientation-Selective Vision Sensor B. E. Shi 435

VLSI Digital Circuits and Systems

- A Floating-Point Processor for Fast and Accurate Sine/Cosine Evaluation V. Paliouras, K. Karagianni, and T. Stouraitis 441
- Modeling and Optimized Design of Current Mode MUX/XOR and D Flip-Flop..... M. Alioto and G. Palumbo 452

TRANSACTIONS BRIEFS

- A Folding ADC Preprocessing Architecture Employing a Robust Symmetrical Number System with Gray-Code Properties..... P. E. Pace, D. Styer, and I. A. Akin 462
- A CMOS General-Purpose Sampled-Data Analog Processing Element P. Dudek and P. J. Hicks 467
- Four-Quadrant CMOS Current-Mode Multiplier Independent of Device Parameters K. Tanno, O. Ishizuka, and Z. Tang 473
- A Novel High-Performance CMOS 1-Bit Full-Adder Cell..... A. M. Shams and Magdy A. Bayoumi 478
- Design of Simultaneous Sampling Systems Based on Fractional Delay Lagrange Filters D. Luengo, C. J. Pantaleón, J. Ibáñez, and I. Santamaría 482
- On Parallelism in the Ensemble Sense Between Time-Series Models and Wavelet Transforms of Stochastic Signals D. Veselinović and D. Graupe 485

CALLS FOR PAPERS

- ISCAS 2001 490
- ICIP 2001 491



IEEE TRANSACTIONS ON

CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

JUNE 2000

VOLUME 47

NUMBER 6

ICSPE5

(ISSN 1057-7130)

PAPERS

Analog Circuits and Signal Processing

- High-Order Vector Sigma-Delta Modulators *G. I. Bourdopoulos and T. L. Deliyannis* 493
- A Foveated Silicon Retina for Two-Dimensional Tracking
..... *R. Etienne-Cummings, J. Van der Spiegel, P. Mueller, and M. Zhang* 504
- On the Design of a Fourth-Order Continuous-Time LC Delta-Sigma Modulator for UHF A/D Conversion
..... *J. A. Cherry, W. M. Snelgrove, and W. Gao* 518
- A 102-dB Spurious-Free DR $\Sigma\Delta$ ADC Using a Dynamic Dither Scheme *G. J. Gomez* 531

VLSI Digital Circuits and Systems

- Low-Power Scheduling with Resources Operating at Multiple Voltages *W.-T. Shiue and C. Chakrabarti* 536

TRANSACTIONS BRIEFS

- A Comparison of Noise-Shaping Clock Generators for Switched-Capacitor Filters *R. W. Zeng and P. J. Hurst* 544
- A Current-Mode Exponential Amplifier *D. A. Panagiotopoulos, R. W. Newcomb, and S. K. Singh* 548
- Design of Low-Voltage Bandgap Reference Using Transimpedance Amplifier *Y. Jiang and E. K. F. Lee* 552
- Angle-Constrained IIR Filter Pipelining for Reduced Coefficient Sensitivities *J.-G. Chung, H. Kim, and K. K. Parhi* 555
- Degradation of the Tracking Performance of Adaptive Filtering Algorithms with Data Correlation *E. Eweda* 559
- Design of Discrete Coefficient FIR and IIR Digital Filters with Prefilter-Equalizer Structure Using Linear Programming
..... *H. J. Oh and Y. H. Lee* 562
- Power-of-Two Adaptive Filters Using Tabu Search *S. Traferro and A. Uncini* 566
- High-Performance Digital-Serial Complex Multiplier *Y.-N. Chang and K. K. Parhi* 570
- New Sense Amplifier for Small-Swing CMOS Logic Circuits *G. V. Kristovski and Y. L. Pogrebnoy* 573
- Minimax Design of FIR Digital All-Pass Filters *H.-C. Chao, C.-S. Lin, and B.-C. Chieu* 576
- Corrections to "Low-Voltage Analog Circuit Design Based on Biased Inverting Opamp Configuration"
..... *S. Karthikeyan, S. Mortezaipoor, A. Tammineedi, and E. K. F. Lee* 580

CALLS FOR PAPERS

- ISCAS 2001 581
- ICIP 2001 582
- Special Issue on Image-Based Modeling, Rendering, and Animation 583
- Special Issue on Streaming Video 584



IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

JULY 2000

VOLUME 47

NUMBER 7

ICSPE5

(ISSN 1057-7130)

SPECIAL ISSUE ON HIGH-PERFORMANCE ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERTERS

PAPERS

- Switching-Sequence Optimization for Gradient Error-Compensation in Thermometer-Decoded DAC Array *Y. Cong and R. L. Geiger* 585
- Time-Referenced Single-Path Multi-Bit $\Sigma\Delta$ ADC using a VCO-Based Quantizer *R. Naiknaware, H. Tang, and T. S. Fiez* 596
- A Digital-Background Calibration Technique for Minimizing Timing-Error Effects in Time-Interleaved ADC's *H. Jin and E. K. F. Lee* 603
- Bandpass $\Sigma\Delta$ Modulator Employing Undersampling of RF Signals for Wireless Communication *A. I. Hussein and W. B. Kuhn* 614
- Adaptive Digital Correction of Analog Errors in MASH ADC's—Part I: Off-Line and Blind On-Line Calibration *G. Cauwenberghs and G. C. Temes* 621
- Adaptive Digital Correction of Analog Errors in MASH ADC's—Part II: Correction Using Test-Signal Injection *P. Kiss, J. Silva, A. Wiesbauer, T. Sun, U.-K. Moon, J. T. Stonick, and G. C. Temes* 629
- Novel Topologies for Time-Interleaved Delta-Sigma Modulators *M. Kozak and I. Kale* 639

TRANSACTIONS BRIEFS

- Hybrid Newton Gauss-Newton Algorithm for Time-Domain Analysis of A/D Converters *D. Haddadi, D. Dallet, and P. Marchegay* 655
- Effective Frequency-Domain ADC Testing *P. Carbone and D. Petri* 660

CALLS FOR PAPERS

- ISCAS 2001 664



IEEE TRANSACTIONS ON

CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

AUGUST 2000

VOLUME 47

NUMBER 8

ICSPE5

(ISSN 1057-7130)

PAPERS

Analog Circuits and Signal Processing

- Improved Switched-Capacitor Interpolators with Reduced Sample-and-Hold Effects S.-P. U, R. P. Martins, and J. E. Franca 655
- Connecting Partitioned Frequency-Domain Filters in Parallel or in Cascade M. Joho and G. S. Moschytz 625

CAD Design Tool and Modeling

- Systematic Analysis and Modeling of Integrated Inductors and Transformers in RF ID Design Y. K. Koutsoyannopoulos and Y. Papanos 699

Digital Signal Processing

- Constrained FIR Filter Design by the Method of Vector Space Projections K. C. Haddad, H. Stark, and N. P. Galatsanos 714

Nonlinear Circuits and Systems

- Multivalued Characteristics in Electronic Circuits: A Unifying Approach M. J. Ogorzalek 726

Signal Processing

- An Optimum SNS-to-Binary Conversion Algorithm and Pipelined Field-Programmable Logic Design P. E. Pace, D. Styer, and W. P. Ringer 736
- On Optimal Ambiguity Resistant Precoders in ISI/Multipath Cancellation X.-G. Xia and G. Zhou 746
- Optimal Subband Coders of Quantized Multidimensional Signals M. G. Strintzis 757

VLSI Digital Circuits and Systems

- An On-Chip Clock-Adjusting Circuit with Sub-100-ps Resolution for a High-Speed DRAM Interface H. Noda, M. Aoki, H. Tanaka, O. Nagashima, and H. Aoki 771

TRANSACTIONS BRIEFS

- Low-Voltage Opamp Design and Differential Difference Amplifier Design Using Linear Transconductor with Resistor Input E. K. F. Lee 776
- Fast Non-Recursive Computation of Individual Running Harmonics A. Gomez Expósito and J. A. Rosendo Macías 779
- Programmable Fractional Sample Delay Filters with Flatness Compromise Between Magnitude Response and Group Delay S.-C. Pei, B.-R. Chiou, and P.-H. Wang 783
- Eigenfilter Design of Real and Complex Coefficient QMF Prototypes F. Argenti and E. Del Re 787
- Minimum Input Sensitivity of High-Order Multi-Stage Sigma-Delta Modulator with First-Order Front-End C. K. Ong, L. Siek, and L. S. Ng 792
- Intrinsic Stability Control Method for Recursive Filters and Neural Networks P. Campolucci and F. Piazza 797
- Efficient Architectures for Time-Interleaved Oversampling Delta-Sigma Converters M. Kozak, M. Karaman, and İ. Kale 802
- Enhanced Folded Source-Coupled Logic Technique for Low-Voltage Mixed-Signal Integrated Circuits J. Kundan and S. M. Rezaul Hasan 810

CALLS FOR PAPERS

- ISCAS 2001 818
- SCS 2001 819



IEEE TRANSACTIONS ON

CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

SEPTEMBER 2000

VOLUME 47

NUMBER 9

ICSPE5

(ISSN 1057-7130)

PAPERS

Analog Circuits and Signal Processing

- A Global Passive Sampling Technique for High-Speed Switched-Capacitor Time-Interleaved ADCs ... *M. Gustavsson and N. N. Tan* 821
- A Non-Recursive Switched-Capacitor Filter Implementation for Narrowband Signal Processing Applications *A. Petraglia and S. K. Mitra* 832

CAD Design Tools and Modelling

- AUTOSCALER for C: An Optimizing Floating-Point to Integer C Program Converter for Fixed-Point Digital Signal Processors ... *K.-I. Kum, J. Kang, and W. Sung* 840
- Software Synthesis and Code Generation for Signal Processing Systems *S. S. Bhattacharyya, R. Leupers, and P. Marwedel* 849

Digital Signal Processing

- A Morphological Filter Chip Using a Modified Decoding Function *S. Ong and M. H. Sunwoo* 876
- Hardware-Efficient DFT Designs with Cyclic Convolution and Subexpression Sharing *T.-S. Chang, J.-I. Guo, and C.-W. Jen* 886
- Fast Algorithms for Generalized Discrete Hartley Transform of Composite Sequence Lengths *G. Bi, Y. Q. Chen, and Y. Zeng* 893

VLSI Digital Circuits and Systems

- A Fast Parallel Multiplier-Accumulator Using the Modified Booth Algorithm *F. Elguibaly* 902
- High-Speed Easily Testable Galois-Field Inverter *C.-T. Huang and C.-W. Wu* 909
- Easily Testable and Fault-Tolerant FFT Butterfly Networks *J.-F. Li, S.-K. Lu, S.-A. Hwang, and C.-W. Wu* 919

TRANSACTIONS BRIEFS

- Algorithms for Max and Min Filters with Improved Worst-Case Performance *M. Brookes* 930
- A CMOS Buffer Without Short-Circuit Power Consumption *C. Yoo* 935
- RNS Arithmetic Multiplier for Medium and Large Moduli *A. A. Hiasat* 937
- Oversampling Sigma-Delta Modulator Stabilized by Local Nonlinear Feedback Loop Technique *C. C. Ho and C. J. Kuo* 941
- Current-Mode All-Pass Filters Using Current Differencing Buffered Amplifier and a New High-Q Band-Pass Filter Configuration ... *A. Toker, S. Özoğuz, O. Çiçekoğlu, and C. Acar* 949
- A CMOS Pulse-Shrinking Delay Element for Time Interval Measurement *P. Chen, S.-I. Liu, and J. Wu* 954
- RDS and IRDS Filters for High-Speed CCD Video Sensors *M. Jung, Y. Reibel, B. Cunin, and C. Draman* 958
- A New Transform for the Stabilization and Stability Testing of Multidimensional Recursive Digital Filters *N. Damera-Venkata, M. Venkataraman, M. S. Hrishikesh, and P. S. Reddy* 965
- Unbiased LMS Filtering in the Presence of White Measurement Noise with Unknown Power *Y. Zhang, C. Wen, and Y. C. Soh* 968
- Comments on "The Digit Parallel Method for Fast RNS to Weighted Number System Conversion for Specific Moduli ($2^k - 1$, $2^k + 1$)" *P. V. Ananda Mohan* 972

CALLS FOR PAPERS

- ISCAS 2001 975
- SCS 2001 976



IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

OCTOBER 2000

VOLUME 47

NUMBER 10

ICSPE5

(ISSN 1057-7130)

PAPERS

Analog Circuits and Signal Processing

- Test Point Selection for Analog Fault Diagnosis of Unpowered Circuit Boards J.-L. Huang and K.-T. Cheng 977
- Solutions for CMOS Current Amplifiers with High-Drive Output Stages G. Palmisano, G. Palumbo, and S. Pennisi 988

CAD Design Tools and Modelling

- An Analytical Model for Current, Delay, and Power Analysis of Submicron CMOS Logic Circuits
..... A. A. Hamoui and N. C. Rumin 999

Digital Signal Processing

- Accurate Estimation of Minimum Filter Length for Optimum FIR Digital Filters K. Ichige, M. Iwaki, and R. Ishii 1008

RF Circuits

- Sensitivity Analysis of Coupled Resonator Filters S. Amari 1017

Sensory/Bio-Inspired Systems

- Design of a Micropower Current-Mode Log-Domain Analog Cochlear Implant W. Germanovix and C. Tournazou 1023

Signal Processing

- The Fast Subsampled-Updating Fast Newton Transversal Filter (FSU FNTF) Algorithm for Adaptive Filtering
..... K. Maouche and D. T. M. Slock 1047

VLSI Digital Circuits and Systems

- Novel High-Radix Residue Number System Architectures V. Paliouras and T. Stouraitis 1059
- A High-Speed Conditional Carry Select (CCS) Adder Circuit with a Successively Incremented Carry Number Block
(SICNB) Structure for Low-Voltage VLSI Implementation Y.-M. Huang and J. B. Kuo 1074

TRANSACTIONS BRIEFS

Noise Margins of Threshold Logic Gates Containing Resonant Tunneling Diodes	<i>M. Bhattacharaya and P. Mazumder</i>	1080
Overflow Handling in Inner-Product Processors	<i>F. Elguibaly</i>	1086
A Low-Complexity Power-Sum Circuit for $GF(2^m)$ and Its Applications	<i>J.-H. Guo and C.-L. Wang</i>	1091
Method of Fast 1-D Paired Transforms for Computing the 2-D Discrete Hadamard Transform	<i>A. M. Grigoryan and S. S. Agaian</i>	1098
2-D FIR Filters Design Using Least Square Error with Scaling-Free McClellan Transformation	<i>H.-C. Lu and K.-H. Yeh</i>	1104
A New Idea of Using One-Dimensional PWL Map in Digital Secure Communications—Dual-Resolution Approach	<i>L.-H. Zhou and Z.-J. Feng</i>	1107
Design of the Lower Error Fixed-Width Multiplier and Its Application.....	<i>L.-D. Van, S.-S. Wang, and W.-S. Feng</i>	1112
Reversible EZW-Based Image Compression Using Best-Transform Selection and Selective Partial Embedding	<i>M. D. Adams and A. Antoniou</i>	1119
A New Multidimensional FFT Based on One-Dimensional Decompositions	<i>R. Bernardini</i>	1123
Invertibility and Inverses of Linear Time-Varying Digital Filters	<i>S. Wang and C. Zhang</i>	1126
A DCT-Based D-FANN for Nonlinear Adaptive Time Series Prediction	<i>T. Eltoft and R. J. P. deFigueiredo</i>	1131

CALLS FOR PAPERS

ISCAS 2001	1135
SCS 2001	1136



IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

II: ANALOG AND DIGITAL SIGNAL PROCESSING

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

NOVEMBER 2000

VOLUME 47

NUMBER 11

ICSPE5

(ISSN 1057-7130)

PAPERS

Analog Circuits and Signal Processing

- Techniques for Preventing Tonal Behavior of Data Weighted Averaging Algorithm in Σ - Δ Modulators M. Vadipour 1137
- Numerical Device Simulation of the Composite Triple-Beat Distortion of a Cable Television Amplifier G. H. Loechelt, J. Costa, J. Freeman, and T. Zirkle 1145
- On the Use of Periodic Clock Changes to Implement Linear Periodic Time-Varying Filters A. Duverdier and B. Lacaze 1152
- Approximating the Universal Active Element H. Schmid 1160
- Sub-Femtofarad Capacitive Sensing for Microfabricated Transducers Using Correlated Double Sampling and Delta Modulation S. Ranganathan, M. Inerfield, S. Roy, and S. L. Garverick 1170
- A Study of Dynamic Element-Matching Techniques for 3-Level Unit Elements P. Rombouts and L. Weyten 1177

Digital Signal Processing

- Design of Low-Cost and High-Throughput Linear Arrays for DFT Computations: Algorithms, Architectures, and Implementations S.-F. Hsiao and W.-R. Shiue 1188
- Efficient Modified-Sinc Filters for Sigma-Delta A/D Converters L. Lo Presti 1204

Neural Networks

- Neural Implementation of Unconstrained Minimum L_1 -Norm Optimization—Least Absolute Deviation Model and Its Application to Time Delay Estimation Z. Wang, J. Y. Cheung, Y. S. Xia, and J. D. Z. Chen 1214

Signal Processing

- Performance Analysis of Signed Self-Orthogonalizing Adaptive Lattice Filter D. I. Kim and P. De Wilde 1227

VLSI Digital Circuits and Systems

- Pipelined CORDIC-Based Cascade Orthogonal IIR Digital Filters J. Ma, K. K. Parhi, and E. F. Deprettere 1238
- Algorithm-Based Low-Power/High-Speed Reed-Solomon Decoder Design A. Raghupathy and K. J. R. Liu 1254
- Design of an Inner-Product Processor for Hardware Realization of Multi-Valued Exponential Bidirectional Associative Memory C.-C. Wang, C.-J. Huang, and Y.-P. Chen 1271
- Design-for-Testability Techniques for Detecting Delay Faults in CMOS/BiCMOS Logic Families K. Raahemifar and M. Ahmadi 1279

TRANSACTIONS BRIEFS

Complex Composite Spectra of Unified Complex Hadamard Transform for Logic Functions	<i>S. Rahardja and B. J. Falkowski</i>	1291
A Low V_t Implementation of an LPLV Digital Filter Core for Portable Audio Applications	<i>D. Suvakovic and C. A. T. Salama</i>	1297
An Energy-Efficient Noise-Tolerant Dynamic Circuit Technique	<i>L. Wang and N. R. Shanbhag</i>	1300
Discrete Fractional Hilbert Transform	<i>S.-C. Pei and M.-H. Yeh</i>	1307
Design of Nonuniform Multirate Filter Banks by Semidefinite Programming	<i>A. Saadat Mehr and T. Chen</i>	1311
Efficient Design of Integrated Switched-Capacitor Decimation Filters	<i>F. A. P. Barúqui, A. Petraglia, J. E. Franca, and S. K. Mitra</i>	1314
Pseudo-Exponential Function for MOSFETs in Saturation	<i>C.-C. Chang and S.-I. Liu</i>	1318
A Switched-Capacitor Compatible Membership Function Block	<i>G. Giustolisi, G. Palmisano, and G. Palumbo</i>	1321
A High-Swing MOS Cascode Bias Circuit	<i>V. C. Vincence, C. Galup-Montoro, and M. C. Schneider</i>	1325
Analog VLSI Implementation of the Help If Needed Stereopsis Algorithm	<i>A. H. Titus and T. J. Drabik</i>	1328
Single-Chip CMOS CCD Camera Interface Based on Digitally Controlled Capacitor-Segment Combination	<i>T.-H. Oh and S.-H. Lee</i>	1338
A Systematic Approach in Constructing Fully Differential Amplifiers	<i>G. Xu and S. H. K. Embabi</i>	1343
Frequency-Domain Design Method for Linear-Phase and Minimum-Phase FIR Equalizers	<i>P. Nagel</i>	1347

CALLS FOR PAPERS

ISCAS 2001		1352
------------------	--	------