
### FOURTH EDITION

# COMPUTERORGANIZATION

V. CARL HAMACHER ZVONKO G. VRANESIC SAFWAT G. ZAKY



## Computer Organization

#### FOURTH EDITION

V. Carl Hamacher

Queen's University

Zvonko G. Vranesic

University of Toronto

Safwat G. Zaky

University of Toronto



A Division of The McGraw-Hill Companies

#### **COMPUTER ORGANIZATION**

Copyright ©1996, 1990, 1984, 1978 by The McGraw-Hill Companies, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher.

This book is printed on acid-free paper.

5 6 7 8 9 0 DOC DOC 9 0 9

#### ISBN 0-07-025883-X

This book was set in Times Roman by Publication Services, Inc. The editor was Eric M. Munson; the production supervisor was Elizabeth J. Strange. The cover was designed by Rafael Hernandez. Project supervision was done by Publication Services, Inc. R. R. Donnelley & Sons Company was printer and binder.

#### INTERNATIONAL EDITION

Copyright ©1996. Exclusive rights by The McGraw-Hill Companies, Inc. for manufacture and export. This book cannot be re-exported from the country to which it is consigned by McGraw-Hill. The International Edition is not available in North America.

When ordering this title, use ISBN 0-07-114309-2.

**Library of Congress Catalog Card Number:** 95-81367

V. CARL HAMACHER received his B.A.Sc. degree in engineering physics from the University of Waterloo, Canada, the M.Sc. degree in electrical engineering from Queen's University, Kingston, Canada, and the Ph.D. degree in electrical engineering from Syracuse University, New York. From 1968 to 1990 he was at the University of Toronto, where he was professor in the Departments of Electrical Engineering and Computer Science. He also served as director of the Computer Systems Research Institute during 1984 to 1988, and as chairman of the Division of Engineering Science during 1988 to 1990. Since January 1991 he has been dean of the faculty of applied science at Queen's University. During 1978 to 1979 he was a visiting scientist at the IBM Research Laboratory in San Jose, California: and in 1986 he was a research visitor at the Laboratory for Circuits and Systems at the University of Grenoble, France.

His current research interests are in multiprocessors, multicomputers, and their interconnection networks, including local area networks.

**ZVONKO G. VRANESIC** received his B.A.Sc., M.A.Sc., and Ph.D. degrees, all in electrical engineering, from the University of Toronto. From 1963 to 1965 he worked as a design engineer with the Northern Electric Co. Ltd. in Bramalea, Ontario. In 1968 he joined the University of Toronto, where he is now a professor in the Departments of Electrical and Computer Engineering and Computer Science. Presently, he serves as chair of the Division of Engineering Science at the University of Toronto. During the 1978 to 1979 academic year, he was a senior visitor at the University of Cambridge, England, and during 1984 to 1985 he was at the University of Paris 6, France.

His current research interests include computer architecture, field-programmable VLSI technology, local area networks, and multiple-valued logic systems. He is a coauthor of two other books, *Microcomputer Structures* and *Field-Programmable Gate Arrays*.

SAFWAT G. ZAKY received his B.Sc. in electrical engineering and B.Sc. in mathematics, both from Cairo University, Egypt, and his M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto. He was with Bell Northern Research, Bramalea, Ontario, Canada, from 1969 to 1972, where he worked on applications of electro-optics and magnetics in mass storage and telephone switching. In 1973, he joined the University of Toronto, where he is currently a professor in the Department of Electrical and Computer Engineering and the Department of Computer Science. At present, he is serving as chair of the Department of Electrical and Computer Engineering. He was a senior visitor at the Computer Laboratory, University of Cambridge, England from 1980 to 1981.

His research interests are in the areas of computer architecture, logic synthesis, and electromagnetic compatibility of digital systems. He is a coauthor of the textbook *Microcomputer Structures*.

This book is intended for use in a first-level course on "computer organization" in electrical engineering and computer science curricula. The book is self-contained, assuming only that the reader has a basic knowledge of computer programming in a high-level language. Many students who study computer organization will have had an introductory course on digital logic circuits. Therefore, this subject is not covered in the main body of the book. However, we have provided an extensive appendix on logic circuits for those students who need it.

Our resolve to write the original version of the book stemmed from our experience in teaching computer organization to three distinct types of undergraduates: electrical and computer engineering undergraduates, computer science specialists, and engineering science undergraduates. We have always approached the teaching of courses in this area from as practical a point of view as possible. Thus, a major choice in shaping the contents of the four editions of the book has been to illustrate the principles of computer organization by using a number of extensive examples drawn from commercially available computers.

Second, we feel that it is important to recognize that digital system design is not a straightforward process of applying "optimal design" algorithms. Many design decisions are based largely on heuristic judgment and experience. They involve cost/performance tradeoffs over a range of alternatives. It is our goal to convey these notions to the reader.

Third, we have endeavored to provide sufficient details to force the student to dig beyond the surface when dealing with ideas that seem to be intuitively obvious. We believe that this is best accomplished by giving real examples that are adequately documented. Block diagrams are a powerful means of describing organizational features of a computer. However, they can easily lead to an oversimplified view of the problems involved. Hence, they must be accompanied by the details of implementation alternatives.

We use several real machines for illustrative purposes. Our main examples are drawn from the following computers: Motorola 680X0 family, PowerPC family, Intel 80X86 family, HP3000, and DEC Alpha AXP. The PowerPC and 68000 are used as detailed examples early in the book. Their manageable size and complexity make them suitable for teaching purposes.

The book is aimed at a one-semester course in engineering or computer science programs. It is suitable for both hardware- and software-oriented students; but there is a greater emphasis on hardware, because we feel that this is the way computer organization should be taught. It is a mistake to describe computer structures solely from the programming viewpoint, particularly for students who will eventually work with systems that involve a variety of equipment, interfacing, and communication facilities. Although the emphasis is on computer hardware, we have addressed a number of software issues and discussed representative instances of software-hardware tradeoffs in the implementation of various components of a computing system. We have also

provided quantitative performance evaluations at both the component and system levels, where total time to execute a program is the dominant performance measure.

#### THE SCOPE OF THE BOOK

We now review the topics covered in sequence, chapter by chapter. The first seven chapters cover the basic principles of computer organization, operation, and performance, using the PowerPC and 68000 as major examples. The remaining three chapters deal with other commercial computer examples, peripheral devices, and large computer systems.

Chapter 1 provides an overview of computer hardware and software and informally introduces terms that are dealt with in more depth in the remainder of the book. This chapter discusses the basic ways in which standard functional units are interconnected to form a complete computing system, and the role of system software. Basic aspects of performance evaluation and a brief treatment of the history of computer development are also provided.

Chapter 2 gives a methodical treatment of addressing techniques and instruction sequencing. The Motorola 68000 and PowerPC are used to illustrate the basic concepts. Numerous program examples at the machine instruction level are used to discuss loops, subroutines, and simple input-output programming. All concepts are first presented in general terms and are then illustrated in separate complete parts for the 68000 and PowerPC. Instructors and students who wish to cover only one of these machine-specific parts will not miss any essential material.

Chapter 3 begins with a register-transfer-level treatment of the implementation of instruction fetching and execution in a processor. This is followed by a discussion of processor implementation by both hardwired and microprogrammed methods.

Input-output organization is developed in Chapter 4. The basics of I/O data transfer synchronization are presented, and a series of increasingly complex I/O structures are explained. Interrupts and direct-memory access methods are described in detail, including a discussion of the role of software interrupts in operating systems. Bus protocols and standards are also presented, with the SCSI and VMEbus standards being used as representative commercial examples.

Semiconductor memories are discussed in Chapter 5. Caches and multiple-module memory systems are explained as ways for increasing main memory bandwidth. Caches are discussed in some detail, including performance modeling. Virtual-memory systems and memory management are also presented.

Chapter 6 treats the arithmetic unit of a computer. It begins with a discussion of fixed-point add, subtract, multiply, and divide hardware, operating on 2's-complement numbers. Lookahead adders and high-speed multipliers are explained, including descriptions of the Booth multiplier recoding and carry-save addition techniques. Floating-point number representation and operation, in the context of the IEEE Standard, are presented.

Chapter 7 provides a detailed coverage of the use of pipelining in the design of high-performance processors. The role of the compiler and the relationship between

pipelined execution and instruction set design are explored. The basics of superscalar instruction processing by the utilization of multiple functional units are also presented.

Chapter 8 discusses the Motorola 680X0 and Intel 80X86 families of processors as competing alternatives in the CISC class. The DEC Alpha processor is described as exemplifying the RISC approach to processor design, complementing the PowerPC presentation. The Hewlett-Packard HP3000, although not a modern processor, is described as a clear example of a processor design that is based on the stack structure for holding data operands.

Peripheral devices and communication with remote terminals using the RS-232-C serial standard are dealt with in Chapter 9. Video terminals are described, and secondary storage facilities based on magnetic disks, disk arrays, and magnetic tapes are explained.

Chapter 10 extends the discussion of computer organization to large systems based on the use of many processors operating in parallel. Both array processors, for highly-structured numerical processing computations, and multiprocessors, for more general parallel task execution, are covered. Interconnection networks for multiprocessors are described, and an introduction to cache coherence controls is also presented.

#### CHANGES IN THE FOURTH EDITION

Major changes in content and organization have been made in preparing the fourth edition of this book. They include the following:

- The PowerPC has been introduced in Chapter 2, replacing the PDP-11, as one of the two example processors used to illustrate the basic principles of addressing methods and machine program sequencing. The Motorola 68000 has been retained as the other example.
- The quantitative aspects of performance evaluation, in terms of program execution time, have been introduced in many places, particularly in Chapter 1 (introductory formulation), Chapter 5 (the effects of cache memory), Chapter 6 (arithmetic unit speedup techniques), and Chapter 7 (pipelining and multiple operation units), as a new feature in the fourth edition.
- Chapter 7 on pipelining is a significantly expanded version of the third edition treatment of this important design topic.
- Chapter 10 on large computer systems is a broadened view of the material on multiprocessors that was contained in the third edition, particularly in the areas of interconnection networks, memory organization, and cache coherence.
- Chapter 3 is a consolidation of hardwired and microprogrammed processor control design that was presented separately in Chapters 4 and 5 in the third edition.
- Chapter 8 is a consolidation and updating of material on several processors (Intel 80X86, DEC Alpha, and HP3000) that provide contrasting examples to the Motorola 680X0 and PowerPC. Comparable material was presented in Chapters 3 and 10 in the third edition.

• Chapter 9 on peripherals combines and updates material from Chapters 9 and 13 of the third edition, omitting much of the material on computer communications that was in the old Chapter 13 and was not central to computer organization.

In addition to these content and organizational changes, significant updating and rearrangement of material in the remaining chapters has also been done. Chapters 1 (basic structure), 4 (I/O), 5 (main memory), and 6 (arithmetic), replace Chapters 1, 6, 8, and 7, respectively, from the third edition.

#### WHAT CAN BE COVERED IN A ONE-SEMESTER COURSE

This book is intended for use at the university or college level as a text for a one-semester course in computer organization for either engineering or computer science students. There is more than enough material in the book for a one-semester course.

Coverage should include Chapter 1 as a reading assignment, followed by lectures on Chapters 2, 3, 4, 5, 6, and 7. For students who have not had a course in logic circuits, the basic material in Appendix A should be studied at the beginning of the course and certainly prior to covering Chapter 3. It takes a minimum of two weeks, or 5 or 6 lectures, to treat the essential material in Appendix A. Chapters 1 through 7, and the logic appendix, if needed, constitute the core material on computer organization that should be covered by all students.

There may not be enough time to cover all of Chapter 2, in which case we would advise studying only one of the two example processors (Motorola 68000 or the PowerPC) in addition to the machine-independent material in the first part of that chapter. For computer science students, the electronic aspects (memory cell circuits, refresh considerations, and so on) in Chapter 5 may be omitted, and the latter part of Chapter 4 on I/O interface circuits and bus standards can be dropped.

The material in Chapters 8 through 10 is not essential for a basic course in computer organization, but most instructors will probably want to introduce at least the material on magnetic disks and tapes in Chapter 9. It is important to give the student an appreciation for how these peripheral storage devices affect the overall performance of a complete computer system.

Chapters 8 and 10 contain material that is desirable for any student who wishes to go on to a more advanced level of understanding. The treatment of several commercial processors, other than the 68000 and the PowerPC, in Chapter 8 gives the student an appreciation for the variety that exists in practical processor designs. Chapter 10 is an introductory discussion of many aspects that are relevant to large computer systems containing many processors. In cases where the book might be appropriate for a senior level course or for a combined senior level/beginning graduate level course, both of these chapters should be covered and possibly supplemented with selections from other publications listed in the reference sections of those chapters.

Although we have indicated that some chapters or parts of chapters may be omitted, we offer the following suggestion. Any student who has a serious interest in the study of computer systems is urged to read the whole book and try the problems. We have

attempted to give a carefully balanced description of what we believe to be the important aspects of computer organization, and we hope that the readers will benefit from our efforts.

#### **ACKNOWLEDGMENTS**

We wish to express our thanks to the people who have helped during the preparation of this fourth edition. Gail Dragan and Kelly Chan helped with the technical preparation of the manuscript. Dan Vranesic produced most of the artwork. Our colleagues Tarek Abdelrahman, Stephen Brown, Corinna Lee, and Jonathan Rose made many constructive comments. We are particularly grateful to Tarek for his help with the examples in Chapter 10. The reviewers, James Goodman, University of Wisconsin; Steve Liu, Texas A&M University; Dan Marinescu, Purdue University; Gandhi Puvvada, University of Southern California; Arun Somani, University of Washington; Daniel Tabak, George Mason University; and Philip Wilsey, University of Cincinnati, provided insightful criticism and helpful suggestions for improvements to the presentation. Our editor, Eric Munson, enthusiastically encouraged us and provided full support whenever needed.

V. Carl Hamacher Zvonko G. Vranesic Safwat G. Zaky

#### TABLE OF CONTENTS

	Prefac	ce	ΧV
1	Basic	Structure of Computer Hardware and Software	1
		Functional Units	1
	1.2	Basic Operational Concepts	6
	1.3	Bus Structures	9
	1.4	Software	10
	1.5	Performance	12
	1.6	Distributed Computing	16
	1.7	Historical Perspective	16
	1.8	Concluding Remarks	18
		Problems	18
		References	20
2	Add	ressing Methods and Machine Program Sequencing	21
	Part	I Basic Concepts	21
	2.1	Memory Locations, Addresses, and Encoding of Information	22
	2.2	Main Memory Operations	26
	2.3	Instructions and Instruction Sequencing	26
		2.3.1 Instruction Execution and Straight-Line Sequencing / 2.3.2 Branching	
	2.4	Addressing Modes	34
	2.5	Assembly Language	41
	2.0	2.5.1 Assembler Commands / 2.5.2 Assembly and Execution of Programs / 2.5.3 Number Notation	
	2.6	Basic Input-Output Operations	47
	2.7	Stacks and Queues	50
	2.8	Subroutines	53
		2.8.1 Parameter Passing	
	Part	II The 68000 Example	57
	2.9	Registers and Addressing 2.9.1 The 68000 Register Structure / 2.9.2 Addressing	57
	2.10		63

3

2.11	Assembly Language	66
2.12	Program Flow Control	67
	2.12.1 Condition Code Flags / 2.12.2 Branch Instructions	
2.13	A Sorting Program Example	71
2.14	Logic Instructions	73
2.15	Program-Controlled I/O	74
2.16	Stacks and Subroutines	75
	2.16.1 Nested Subroutines	
Part	III The PowerPC Example	78
2.17	Basic PowerPC Processor Organization	79
2.18	Load and Store Instructions	82
2.19		85
	2.19.1 Register Operands / 2.19.2 Immediate Operands /	
	2.19.3 Shifted Immediate Operands / 2.19.4 Condition Codes	00
2.20	Flow Control Instructions 2.20.1 Addressing Modes for Branch Instructions / 2.20.2 Branch	89
	Conditions / 2.20.3 Count Register	
2.21	Compare Instructions	93
	2.21.1 A Sorting Program Example	
2.22	Logic Instructions	96
	2.22.1 Use of Multiple CR Fields	
2.23	Subroutines	99
2.24	Concluding Remarks	101
	Problems	102
	Part I / Part II / Part III	
The	<b>Processing Unit</b>	111
3.1		111
	3.1.1 Fetching a Word from Memory / 3.1.2 Storing a Word	
	in Memory / 3.1.3 Register Transfers / 3.1.4 Performing an Arithmetic or Logic Operation / 3.1.5 Register Gating and	
	Timing of Data Transfers	
3.2		118
3.2	3.2.1 Branching	
3.3		121
	3.3.1 CPU-Memory Interaction / 3.3.2 Practical Aspects of	
	Circuit Implementation	
3.4	Performance Considerations	126
	3.4.1 Multiple-Bus Organization / 3.4.2 Other Enhancements /	
	3.4.3 A Complete CPU	

	3.5	Microprogrammed Control	130
		3.5.1 Microinstructions / 3.5.2 Microprogram Sequencing /	
		3.5.3 Microinstructions with Next-Address Field / 3.5.4 Prefetchin	g
		Microinstructions / 3.5.5 Emulation	
	3.6	Concluding Remarks	144
		Problems	146
4	Inpu	t-Output Organization	152
	4.1	Accessing I/O Devices	152
	4.2	Interrupts	155
		4.2.1 Enabling and Disabling Interrupts / 4.2.2 Handling	
		Multiple Devices / 4.2.3 Controlling Device Requests /	
		4.2.4 Exceptions / 4.2.5 Use of Interrupts in Operating Systems	
	4.3	Processor Examples	169
		4.3.1 68000 Interrupt Structure / 4.3.2 PowerPC Interrupt	
		Structure / 4.3.3 Example of an Interrupt Program	175
	4.4	Direct Memory Access	175
	4.5	4.4.1 Bus Arbitration	180
	4.5	I/O Hardware 4.5.1 Processor Bus / 4.5.2 Interface Circuits	100
	4.0	·	194
	4.6	Standard I/O Interfaces 4.6.1 SCSI Bus / 4.6.2 Backplane Bus Standards	174
	4.7		201
	4.7	Concluding Remarks	201
		Problems	
		References	206
5	The	Memory	207
	5.1	Some Basic Concepts	207
	5.2	Semiconductor RAM Memories	210
		5.2.1 Internal Organization of Memory Chips / 5.2.2 Static	
		Memories / 5.2.3 Dynamic Memories / 5.2.4 Memory System	
		Considerations	
	5.3	Read-Only Memories	221
	5.4	Speed, Size, and Cost	223
	5.5		224
		5.5.1 Mapping Functions / 5.5.2 Replacement Algorithms /	
		5.5.3 Example of Mapping Techniques / 5.5.4 Examples of	
	_	On-Chip Caches	238
	5.6	Performance Considerations 5.6.1 Interleaving / 5.6.2 Hit Rate and Miss Penalty /	٥٤٤
		5.6.1 Interleaving / 5.0.2 Hit Rate and Miss Fending / 5.6.4 Other Enhancements	

#### x Table of Contents

	5.7	Virtual Memories 5.7.1 Address Translation	245
	5.8	Memory Management Requirements	250
	5.9	Concluding Remarks	251
	0.7	Problems	252
		References	256
6	Arith	nmetic	257
	6.1	Number Representations	257
	6.2	Addition of Positive Numbers	259
	6.3	Design of Fast Adders	260
	6.4	Signed Addition and Subtraction 6.4.1 Overflow in Integer Arithmetic	264
	6.5	Arithmetic and Branching Conditions	268
	6.6	Multiplication of Positive Numbers	271
	6.7	Signed-Operand Multiplication 6.7.1 Booth Algorithm	273
	6.8	Fast Multiplication 6.8.1 Bit-Pair Recoding of Multipliers / 6.8.2 Carry-Save Addition of Summands	277
	6.9	Integer Division	281
	6.10	Floating-Point Numbers and Operations 6.10.1 Arithmetic Operations on Floating-Point Numbers / 6.10.2 Guard Bits and Truncation / 6.10.3 Implementing Floating-Point Operations	285
	6.11	Concluding Remarks	294
		Problems	294
		Reference	301
7	Pipe	lining	302
	7.1	Basic Concepts 7.1.1 Role of Cache Memory / 7.1.2 Dependency Constraints	302
	7.2	Instruction Queue	310
	7.3	Branching 7.3.1 Delayed Branch / 7.3.2 Branch Prediction	312
	7.4	Data Dependency 7.4.1 Side Effects	317
	7.5	The state of the s	322

	7.6	Multiple Execution Units	326
	7.7	Performance Considerations 7.7.1 Effect of Delay Penalties / 7.7.2 Number of Pipeline Stages	333
	7.8	Concluding Remarks	336
	,,,	Problems	336
8	Exan	nples of CISC, RISC, and Stack Processors	339
	8.1	The Motorola 680X0 Family 8.1.1 68020 Processor / 8.1.2 Enhancements in the 68030 Processor / 8.1.3 Further Enhancements in the 68040 Processor	340
	8.2	The Intel 80X86 Family 8.2.1 Memory Segmentation / 8.2.2 Register Structure / 8.2.3 Generation of Memory and I/O Addresses / 8.2.4 Intel 80286 and 80386 Processors / 8.2.5 Intel 80486 Processor / 8.2.6 Intel Pentium Processor / 8.2.7 Intel P6 Processor	343
	8.3	The PowerPC Family 8.3.1 PowerPC 601 Processor / 8.3.2 PowerPC 603 Processor / 8.3.3 PowerPC 604 Processor / 8.3.4 PowerPC 620 Processor	350
	8.4	The Alpha AXP Family 8.4.1 Alpha 21064 Processor	352
	8.5	Architectural and Performance Comparisons 8.5.1 Comparison of the PowerPC and Alpha Processors	354
	8.6	A Stack Processor 8.6.1 Stack Structure / 8.6.2 Stack Instructions / 8.6.3 Hardware Registers in the Stack	359
	8.7	Concluding Remarks	367
		Problems	367
		References	369
9	Com	puter Peripherals	370
	9.1	I/O Devices 9.1.1 Video Terminals / 9.1.2 Communication with a Remote Terminal / 9.1.3 Video Displays / 9.1.4 Flat-Panel Displays / 9.1.5 Graphic Input Devices / 9.1.6 Printers	370
	9.2	On-Line Storage 9.2.1 Magnetic-Disk Systems / 9.2.2 Magnetic-Tape Systems / 9.2.3 CD-ROM Systems	382
	9.3	System Performance Considerations 9.3.1 Disk Access Considerations / 9.3.2 Communication Line Considerations	391
	9.4	Concluding Remarks	394

		Problems	394
		References	397
10	Large	e Computer Systems	398
	10.1	Forms of Parallel Processing	399
		10.1.1 Classification of Parallel Structures	
	10.2	Array Processors	400
	10.3	The Structure of General-Purpose Multiprocessors	402
		Interconnection Networks 10.4.1 Single Bus / 10.4.2 Crossbar Networks / 10.4.3 Multistage Networks / 10.4.4 Hypercube Networks / 10.4.5 Mesh Networks / 10.4.6 Tree Networks / 10.4.7 Ring Networks / 10.4.8 Practical Considerations / 10.4.9 Mixed Topology Networks	404
	10.5	Memory Organization in Multiprocessors	416
	10.6	Program Parallelism and Shared Variables 10.6.1 Accessing Shared Variables / 10.6.2 Cache Coherence / 10.6.3 Need for Locking and Cache Coherence	418
	10.7	Multicomputers 10.7.1 Local Area Networks / 10.7.2 Network of Workstations	424
	10.8	Programmer's View of Shared Memory and Message Passing 10.8.1 Shared Memory Case / 10.8.2 Message Passing Case	427
	10.9	Performance Considerations 10.9.1 Amdahl's Law / 10.9.2 Performance Indicators	432
	10.10	Concluding Remarks	435
		Problems	436
		References	438
	Appe	endix A: Logic Circuits	441
	A.1	Basic Logic Functions A.1.1 Electronic Logic Gates	441
	A.2	Synthesis of Logic Functions Using AND, OR, and NOT Gates	444
	A.3	Minimization of Logic Expressions A.3.1 Minimization Using Karnaugh Maps / A.2.3 Don't-Care Conditions	447
	<b>A.4</b>	Synthesis with NAND and NOR Gates	454
	A.5	Practical Implementation of Logic Gates  A 5.1 Logic Families / A 5.2 Integrated Circuit Packages	457

<b>A.6</b>	Flip-Flops	469
	A.6.1 Clocked Flip-Flops / A.6.2 Master-Slave and Edge-	
	Triggered Flip-Flops	
<b>A.7</b>	Registers and Shift Registers	477
<b>A.8</b>	Counters	479
<b>A.9</b>	Decoders	480
A.10	Multiplexers	481
A.11	Programmable Logic Devices (PLDs)	481
	A.11.1 Programmable Logic Array (PLA) / A.11.2 Programmable	
	Array Logic (PAL)	
A.12	Field-Programmable Gate Arrays	488
A.13	Sequential Circuits	490
	A.13.1 An Example of an Up/Down Counter / A.13.2 Timing	
	Diagrams / A.13.3 The Finite State Machine Model / A.13.4 Synthesis of Finite State Machines	
A 14	•	499
A.14	Concluding Remarks	500
	Problems	
	References	507
Appe	endix B: PowerPC Instruction Set	509
Арре	endix C: Instruction Set for Motorola 68000	
	oprocessor	523
Арре	endix D: Character Codes and Number	
Conv	version	541
<b>D.1</b>	Character Codes	541
<b>D.2</b>	Decimal-To-Binary Conversion	544
Index		547

# Basic Structure of Computer Hardware and Software

This book is about computer organization. It describes the function and design of the various units of digital computers that store and process information. It also deals with the units of the computer that receive information from and that send computed results to the outside world. Most of the material in this book is devoted to *computer hardware* and *computer architecture*. Computer hardware is the electronic circuits and electromechanical equipment that constitutes the computer. Computer architecture is defined as the functional operation of the individual hardware units in a computer system and the flow of information among and the control of those units.

Many aspects of programming and software components in computer systems are also discussed in this book. It is important to consider both hardware and software aspects of the design of various computer components in order to achieve a good understanding of computer systems.

This chapter introduces a number of hardware and software concepts, presents some common terminology, and gives a broad overview of the fundamental aspects of the subject. More detailed discussions follow in subsequent chapters.

#### 1.1 FUNCTIONAL UNITS

Let us first define the term *digital computer*, or simply *computer*; this term is often misunderstood although it is widely used. In its simplest form, a contemporary computer is a fast electronic calculating machine that accepts digitized input information, processes it according to a list of internally stored instructions, and produces the resulting output information. The list of instructions is called a computer *program*, and the internal storage is called computer *memory*.

Many types of computers exist that differ widely in size, speed, and cost. It is fashionable to use more specific words to represent common types of computers. The most common computer is the *personal computer*, which has found wide use in homes,