

Proceedings

Eleventh International Conference on VLSI Design

January 4-7, 1998 Chennai, India

Sponsored by

VLSI Society of India (VSI)
Department of Electronics, Government of India

In Cooperation with

IEEE Circuits and Systems Society
IEEE Computer Society Technical Committee on
Design Automation
IEEE Computer Society Technical Committee on VLSI
IEEE
ACM SIGDA



Los Alamitos, California

Washington

Brussels

Tokyo

Copyright © 1997 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electonics Engineers, Inc.

> IEEE Computer Society Order Number PR08224 ISBN 0-8186-8224-8 ISBN 0-8186-8226-4 (microfiche) IEEE Order Plan Catalog Number 97TB100217 ISSN 1063-9667

Additional copies may be ordered from:

IEEE Computer Society Customer Service Center 10662 Los Vaqueros Circle P.O. Box 3014 Los Alamitos, CA 90720-1314 Tel: + 1-714-821-8380

Fax: + 1-714-821-4641 E-mail: cs.books@computer.org

IEEE Service Center 445 Hoes Lane P.O. Box 1331 Piscataway, NJ 08855-1331 Tel: + 1-908-981-1393 Fax: + 1-908-981-9667

mis.custserv@computer.org

13, Avenue de l'Aquilon B-1200 Brussels **BELGIUM** Tel: + 32-2-770-2198 Fax: + 32-2-770-8505 euro.ofc@computer.org

IEEE Computer Society

IEEE Computer Society Ooshima Building 2-19-1 Minami-Aoyama Minato-ku, Tokyo 107 **JAPAN** Tel: +81-3-3408-3118 Fax: +81-3-3408-3553 tokyo.ofc@computer.org

Editorial production by Regina Spencer Sipple Cover art production by Alex Torres

Printed in the United States of America by Technical Communication Services

Program Chairs' Message







S. Srinivasan

Welcome to the Eleventh International Conference on VLSI Design (VLSI Design '98). This year, as in previous years, we have an exciting technical program that includes a combination of invited papers, contributed papers, panel, embedded tutorials, and regular tutorials.

Leading this year's technical program are a keynote talk and five invited plenary talks. The keynote will address future opportunities in DSP for the "networked society". Plenary presentations cover important and emerging areas such as wireless computing, low-power design, reconfigurable computing, signal processing, and system design.

We received a total of 123 contributed paper submissions (72 to the U.S. Program Chair and 51 to the Indian Program Chair). From this, we have selected 57 papers for regular presentations and 30 for short presentations. The submitted papers were reviewed by members of the Program Committee as well as external experts in different areas. Each paper submitted to the U.S. chair was sent to six reviewers and each paper received six reviews. Each paper submitted to the Indian chair was sent to five reviewers and on average, four reviewers responded. In addition, each submitted paper was cross reviewed. That is, a paper submitted to the U.S. chair was sent to a reviewer in India and vice-versa. All papers submitted in India received reviews in the U.S. whereas 77% of the papers submitted in the U.S. received reviews in India. We would like to thank the program committee members and reviewers for the outstanding job of reviewing the papers in a short period of time.

A rank ordered list consisting of papers submitted to both Program Chairs was used in the selection of papers for the technical program. The program committee meeting was first held in India at IIT Madras, and then in the U.S. at Rutgers University. The rank ordered list provided a first cut on the program, but each accepted and rejected paper was discussed in detail and the comments from all reviewers were considered.

In addition to these papers, we have six invited embedded tutorials. Each tutorial will be the first paper in the respective session and will provide a critical overview of specific areas relevant to that session. These tutorials will help the participants understand the material in the sessions.

A panel session on the second day will address some of the key considerations for future systems-on-chip. This will include design methodologies, testing and CAD tools for a variety of domains such as DSP, processor design, and mixed-signal design. It should be a stimulating event of interest to all attendees.

The final two days of the program are dedicated to six full-day tutorials. These tutorials are given by experts in the field and are meant for someone entering a field. Tutorials at the Conference have been a valuable educational experience for participants in the past. Yervant Zorian, the Tutorials Chair, received a large

number of proposals. Inputs from the program committee members both in India and abroad were used in making the selection.


This year, nine contributed papers are being considered for the best paper award and best student paper award. Two honorable mention awards will also be given. Mike Bushnell from Rutgers University is the chair of the Awards Committee and has formed an international committee of experts to evaluate these papers. We thank him for coordinating this effort.

We acknowledge the assistance provided by several people in the preparation of the technical program. From MIT, several graduate students including Seong Hwan Cho, James Goodman, Debashis Saha, and Thucydides Xanthopoulos helped in all aspects of constructing the technical program. Special thanks to Elizabeth Chung from MIT for entering the papers submitted to the U.S. chair into the database and providing general administrative support. At IIT Madras, graduate students S. Venkatesh, C.F. Prince, B. Srikanth and Rajesh Rajaram helped in all aspects of the work of the Program Chair. H. Renganathan, M. Sathyabama, P. Anand, R. Sumathy and A. Jayakumar of IIT Madras provided excellent administrative support. We would like to thank Mircea Stan from University of Virginia and Raju Venkataramana of University of South Florida for their assistance with the conference WEB page. We thank Mike Bushnell for the facilities at Rutgers University. We would like to thank Vishwani Agrawal, the Steering Committee Chair, for his valuable suggestions and help with all aspects of the program construction. We are grateful for the guidance and support from the General Chairs, N. Ranganathan and N. Venkateswaran. The production of this proceedings was coordinated by Srimat Chakradhar, the Publications Chair, Regina Spencer Sipple and Ian Torwick of the IEEE Computer Society Press.

A. Chandrakasan Massachusetts Institute of Technology S. Srinivasan Indian Institute of Technology

General Chairs' Message







N. Venkateswaran

The increasing demands of high speed, throughput and overall performance in modern computing applications such as multimedia, wireless communication, HDTV, video and teleconferencing necessitate the need for high performance signal processing. Microelectronics has made possible the siliconization of high performance computer systems thus becoming a major focus of attention for university, industry and government throughout the world. The International Conference on VLSI Design provides a forum for exchange of ideas related to the various aspects of VLSI design through technical papers, posters, tutorials, panel discussion and exhibits.

Welcome to VLSI Design 1998, the eleventh in a series of annual meetings held in India. The first meeting was held at IIT-Madras (Chennai) during 1985. It was organized as a workshop at a small scale. With each year, the meeting has grown steadily and has developed into a major international conference attracting researchers, scientists and engineers around the globe for presenting their research works. The conference is sponsored by the VLSI Society of India and Department of Electronics (Government of India) in cooperation with the ACM, SIGDA, IEEE Circuits and Systems Society and IEEE Computer Society's technical committees, DATC and VLSI-TC. The proceedings of VLSI Design '98 are published by the IEEE Computer Society Press.

The theme of this year's conference is *VLSI for Signal Processing* and a strong technical program has been assembled by the program co-chairs A. Chandrakasan and S. Srinivasan. The technical sessions cover a wide range of topics related to the theme of the conference and includes several invited talks and tutorials. We would like to acknowledge the efforts of the tutorial chair, Y. Zorian for the selection of the six tutorials to be given by leading experts in the various topics. The proceedings chair, S.T. Chakradhar has played a crucial role in the publication of this proceedings. The publicity chairs S. Basu, V. Krishna, B. Courtois and T. Yanagawa deserve commendations for their extensive efforts. The design contest is coordinated by M. Sambhandam, the exhibits coordinated by R. Vijayarajeswaran and the finance handled by A. Krishnan. We would like to acknowledge the efforts of R. Venkataramana, P.S. Ranganathan and M. Stan for their help with the web pages for the conference. Thanks to many students from Sri Venkateswara College of Engineering and the University of South Florida for helping us with several stages of the organization of the conference. A special mention is to be made about Vijay Krishnan, G. Chandramouli, Niranjan Prabhu and Alladi Venkateswaran.

The conference steering committee has been awarding fellowships to students and professors from the various Indian universities to enable them to attend the conference. A fellowship recipient receives financial support to cover conference and tutorial registrations, travel and lodging expenses. The fellowship program is an important program initiated by V.D. Agrawal and this year's effort is coordinated by D.R. Seetharaman. We would like to thank J.A. Chowdary and Parameswaran of VSNL for providing email

accounts and internet access at the conference. Also, we acknowledge the services of S. Seth, ACM Liaison, Y.K. Malaiya, IEEE Liaison, and A. Prabhakar, VSI Liaison.

The success of an international conference of this magnitude depends a lot on the organizing committee and a number of volunteers not mentioned here by their names. We would like to express our appreciation to them. Also, we record our sincere gratitude to V.D. Agrawal, the steering committee chair without whose leadership and guidance this event would not have been successful. He has led this conference through the years since its inception.

Finally, we would like to thank all referees, authors, participants, sponsors and the members of various committees for making this conference a success. On behalf of the steering committee and the conference committee, we welcome you to Chennai and to VLSI Design '98!

N. Ranganathan University of South Florida

N. Venkateswaran University of Madras

1997 IEEE Fellow Award

We are honored that the following individual decided to receive his IEEE Fellow Award during the 10th International Conference on VLSI Design, 1997.




Professor Sharad
Seth (right) of the
University of
Nebraska-Lincoln
receiving his 1997
IEEE Fellow
Certificate from
Walden Rhines
(left), President and
CEO of Mentor
Graphics, at the 10th
International
Conference on VLSI
Design, 1997.

Citation:

For contributions to testing of digital electronic circuits.

1997 Conference Awards



The following two winning papers shared the cash award of Rs. 12,000 (about US\$400.00):

A Hierarchical Technique for Minimum-Width Layout of Two-Dimensional CMOS Cells

A. Gupta, Intel Corporation, Santa Clara, CA J.P. Hayes, University of Michigan, Ann Arbor, MI

FAMAS: Fault Modeling via Adaptive Simulation

H. Jin, R.K. Iyer, M.C. Hsueh, University of Illinois, Urbana-Champaign, IL

Honorable Mention Award

Delay-Insensitive Carry-Lookahead Adders
F.-C. Cheng, S.H. Unger, and M. Theobold, Columbia University, New York, NY

Best Student Paper Award

A New Methodology for the Design of Asynchronous Digital Circuits

K. Nanda, S.K. Desai, S.K. Roy, Indian Institute of Technology, Kanpur, India

Design Contest Award

GF(28) Finite Field Calculator

T. Rajani, Signion Systems Pvt. Ltd., Hyderabad, India

Conference Committee Chairs

Steering Committee Chair

Vishwani D. Agrawal

Bell Labs, Lucent Technologies 700 Mountain Ave., Room 2C-476 Murray Hill, NJ 07974 Tel: +1-908-582-4349 Fax: +1-908-582-5857

General Chairs

N. Ranganathan

Center for Microelectronics Research Univ of South Florida Tampa, FL 33620 Tel: +1-813-974-4760

Fax: +1-813-974-3610

N. Venkateswaran

Sri Venkateswara College of Engg. Dept of Computer Science & Engg. U. of Madras, Sriperumbudur 602105, India Tel: +91-4111-32352 Ext. 263

Fax: +91-4111-32462

Program Chairs

Anantha P. Chandrakasan

Massachusetts Institute of Technology Dept of EECS, 38-107A Cambridge, MA 02139 Tel: +1-617-258-7619

Fax: +1-617-253-5053

S. Srinivasan

Indian Institute of Technology, Madras
Dept of Electrical Engg.
Chennai, 600036, India
Tel:+91-44-2351365 Ext. 4053
Fax: +91-44-2352545

Publicity Chairs

Subhas Basu

Silicon Interfaces Kamanwala Chambers, P. M. Road, Fort Mumbai, 400001, India Tel: +91-22-2663326

Fax: +91-22-2672636

Bernard Courtois

(Europe Coordinator)

Vamsi Krishna

Univ. of South Florida Center for Microelectronics Research Tampa, FL 33620 Tel: +1-813-974-4103 Fax: +1-813-974-3610

Takayuki Yanagawa

(Japan Coordinator)

Tutorial Chair

Yervant Zorian

Logic Vision Inc.
31B Chicopee Dr., Princeton, NJ 08540
Tel: +1-609-497-1744 Fax: +1-609-497-1745

Exhibits Chair

R. Vijayarajeswaran

Vi Microsystems 34, IInd Floor, Ist Main Road, C. I. T. Nagar Chennai 600035, India

Tel: +91-44-4342024 Fax: +91-44-4330249

Publication Chair

Srimat T. Chakradhar

C & C Research Labs, NEC

4 Independence Way, Princeton, NJ 08540

Tel: +1-609-951-2962

Fax: +1-609-951-2499

Finance Chair

A. Krishnan

SPIC Educational Foundation Standard House, II Floor, 166, Mount Road Chennai 600015, India Tel: +91-44-2352576

Fax: +91-4111-32462

Fellowship Chair

D.R. Seetharaman

Tata Information Systems Ltd. Golden Enclave, Airport Road Bangalore 560017, India Tel: +91-80-5262355

Fax: +91-80-5263728

Design Contest Chair

Manohar Sambandham

Texas Instruments (India) Ltd. Golf View House, Wind Tunnel Road Murugesh Palya, Bangalore 560017, India Tel: +91-80-5269451 Fax: +91-80-5269456 Bangalore

ACM Liaison

Sharad Seth

IEEE Liaison

Yashwant K. Malaiya

VSI Liaison

A. Prabhakar

Past General Chair

Srimat T. Chakradhar

Technical Program Committee

J.A. Abraham, University of Texas, Austin, TX, USA P. Agrawal, AT&T Labs, Whippany, NJ, USA V.D. Agrawal, Bell Labs, Murray Hill, NJ, USA P. Banerjee, Northwestern University, Evanston, IL, USA K.N. Bhat, Indian Institute of Technology, Madras, India B.B. Bhattacharya, Indian Statistical Institute, Calcutta, India D. Bhattacharya, Texas Instruments, Dallas, TX, USA D.W. Bouldin, University of Tennessee, Knoxville, TN, USA R.W. Brodersen, University of California, Berkeley, CA, USA M.L. Bushnell, Rutgers University, Piscataway, NJ, USA S.T. Chakradhar, NEC USA, Princeton, NJ, USA A. Chandrakasan, Massachusetts Institute of Technology, Cambridge, USA Chandra Shekar, Central Electronic Engineering Research Institute, Pilani, India A. Chatteriee, Georgia Institute of Technology, Atlanta, GA, USA B. Courtois, TIMA, Grenoble, France V. Gopinathan, Bell Labs, Murray Hill, NJ, USA R. Gupta, Rockwell Semiconductor Systems, Newport Beach, CA, USA A. Jain, Indian Institute of Technology, Kanpur, India J. Jain, Fujitsu Laboratories of America, CA, USA R. Jain, University of California, Los Angeles, CA, USA N.K. Jha, Princeton University, Princeton, NJ, USA R. Karri, University of Massachusetts, Amherst, MA, USA S. Kiaei, Oregon State University, Corvallis, OR, USA A.K. Majumdar, Indian Institute of Technology, Kharagpur, India C. Mathiazhagan, Indian Institute of Technology, Madras, India M. Mehendale, Texas Instruments, Bangalore, India Y. Min, Academia Sinica, Beijing, PRC R. Mittal, Hughes Software Systems, Ghaziabad, India D. Nagchoudhuri, Indian Institute of Technology, New Delhi, India S. Nowick, Columbia University, New York, NY, USA J.H. Patel, University of Illinois at Urbana-Champaign, IL, USA L.M. Patnaik, Indian Institute of Science, Bangalore, India C. Piguet, CSEM, Neuchatel, Switzerland V.K. Prasanna, University of Southern California, Los Angeles, CA, USA K. Radhakrishna Rao, Indian Institute of Technology, Madras, India S. Rajgopal, Intel Corp., Santa Clara, CA, USA S. Raman, Motorola, Austin, TX, USA N. Ranganathan, University of South Florida, Tampa, FL, USA S.S.S.P. Rao, Indian Institute of Technology, Bombay, India C.P. Ravikumar, Indian Institute of Technology, New Delhi, India S.M. Reddy, University of Iowa, Iowa City, IA, USA K. Roy, Purdue University West Lafayette, IN, USA R. Roy, Intel Corp., Hillsboro, OR, USA S. Sahni, University of Florida, Gainesville, FL, USA T. Sakurai, University of Tokyo, Tokyo, Japan A. Saldanha, Cadence Berkeley Laboratories, CA, USA S.C. Seth, University of Nebraska, Lincoln, NE, USA S.D. Sherlaker, Silicon Automation Systems, Bangalore, India N.A. Sherwani, Intel Corp., Hillsboro, OR, USA D. Singh, Intel Corp., Santa Clara, CA, USA M. Soma, University of Washington, Seattle, WA, USA

S. Srinivasan, Indian Institute of Technology, Madras, India M.B. Srivastava, University of California, Los Angeles, CA, USA

M.R. Stan, University of Virginia, Charlottesville, VA, USA

R. Sundar, Indian Institute of Technology, Madras, India

V. Tiwari, Intel Corp., Santa Clara, CA, USA

S. Trimberger, Xilinx, Inc., San Jose, CA, USA

C. Tsui, Hong Kong University of Science and Technology, Kowloon, Hong Kong

V. Vasudevan, Indian Institute of Technology, Madras, India

R. Vemuri, University of Cincinnati, Cincinnati, Ohio, USA

P. Venugopal, Texas Instruments, Bangalore, India

N. Weste, Macquarie University, Sydney, Australia

Y. Zorian, Logic Vision, San Jose, CA, USA

VLSI Design Conference Steering Committee

Vishwani D. Agrawal
Bell Labs, Lucent Technologies, USA
va@research.bell-labs.com

Srimat T. Chakradhar NEC, USA chak@research.nj.nec.com

Asoke K. Laha
Walker Interactive Systems, India
alaha@giasdl01.vsnl.net.in

Yashwant K. Malaiya Colorado State University, USA malaiya@cs.colostate.edu

> Biswadip (Bobby) Mitra Texas Instruments, USA beam@msg.ti.com

P. Pal Chaudhuri

Bengal Engineering College, India
pchoudhx@ichips.intel.com

Lalit. M. Patnaik
Indian Institute of Science, India
lalit@micro.iisc.ernet.in

Uday P. Phadke
Department of Electronics, India
phadke@xm.doe.ernet.in

A. Prabhakar

Datanet Corporation, India
datanetc@giasbg01.vsnl.net.in

N. Ranganathan
University of South Florida, USA
ranganat@csee.usf.edu

VLSI DESIGN '97 FELLOWSHIP RECIPIENTS

The Steering Committee awarded fellowship grants to 284 participants of the Tenth International Conference on VLSI Design, Hyderabad, India, January 4-7, 1997.

Name	Affiliation	Location	Sponsor
Abhishek	Regional Eng. College	Kurukshetra	Lucent Tech., USA
Shelly Adhikari	Bengal Eng. College	Howrah	VSI/VLSI Design '97
Mukesh Agarwal	Govt. Eng.College	Aurangabad	VSI/VLSI Design '97
Sunil K. Ahluwalia	Osmania Univ.	Hyderabad	VSI/VLSI Design '97
P. Annapurna	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
K. Aparna	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
M. Hema Aparna	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
A. Arakali	Chaitanya Bharathi Inst. of Tech.	Hyderabad	Lucent Tech., USA
Manoj Arvind	Regional Eng. College	Calicut	Viewlogic
Ashutosh	Indian Inst. of Tech.	Kanpur	VSI/VLSI Design '97
Bimal Baishya	Jorhat Eng. College	Jorhat	VSI/VLSI Design '97
Rahul Balasubramanyam	Osmania Univ.	Hyderabad	VSI/VLSI Design '97
Tushar Bandopadhyay	Bengal Eng. College	Howrah	VSI/VLSI Design '97
Hrudanama Baral	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
Syed Maqbool Basha	Regional Eng. College	Warangal	VSI/VLSI Design '97
Thakare S. Bhagwan	Indian Inst. of Tech.	Kanpur	VSI/VLSI Design '97
B.N. Bhandari	Jawaharlal Nehru Technol. Univ.	Hyderabad	Dept. of Electronics, India
Bhuwan P. Bhandari	Bengal Eng. College	Howrah	VSI/VLSI Design '97
B.H.M. Bharadwaj	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Chitrasena Bhat	S.J. College of Eng. & Tech.	Mysore	NIIT, India
D. Bhattacharjee	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
Subarna Bhattacharjee	Indian Inst. of Tech.	Kharagpur	VSI/VLSI Design '97
D.K. Bhattacharyya	Jadavpur Univ.	Calcutta	Dept. of Electronics, India
Swapan Bhattacharya	Tech. Teachers Trng. Inst.	Chandigarh	TISL - India
Uma Bhattacharya	Bengal Eng. College	Howrah	VSI/VLSI Design '97
Achira Biswas	Univ. of Calcutta	Calcutta	Dept. of Electronics, India
Gostapada Biswas	Indian Inst. of Tech.	Kharagpur	VSI/VLSI Design '97
Nabendu Chaki	Tech. Teachers Trng. Inst.	Chandigarh	TISL - India
R. Chaki	Univ. of Calcutta	Calcutta	VSI/VLSI Design '97
Indrajit Chakrabarti	Bengal Eng. College	Howrah	VSI/VLSI Design '97
Susanta Chakraborty	Bengal Eng. College	Howrah	VSI/VLSI Design '97
Mahesh Chand	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
Vinay Chander	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
D. Chandrasekhar	Inst. of Elect. & Telecom Eng.	Hyderabad	VSI/VLSI Design '97
R.V.B. Chary	Osmania Univ.	Hyderabad	VSI/VLSI Design '97
A.D. Chennapragada	Indian Inst. of Tech.	Madras	VSI/VLSI Design '97
Niranjan N. Chiplunkar	Manipal Inst. of Tech.	Manipal	Duet Tech.
Archana Chitgopekar	Govt. Eng. College	Aurangabad	Dept. of Electronics, India
Ashwini Chitgopekar	Govt. Eng. College	Aurangabad	Dept. of Electronics, India
Pabitra P. Choudhury	Indian Statistical Inst.	Calcutta	Motorola - India
Sankhayan Choudhury	University of Calcutta	Calcutta	VSI/VLSI Design '97
A.B. Chowdary	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Manoj Kumar Dadhich	Birla Inst. of Tech. & Science	Pilani	VSI/VLSI Design '97
Bivas Dam	Jadavpur Univ.	Calcutta	Dept. of Electronics, India
Syamal Kumar Dana	Indian Inst. of Tech.	Kanpur	VSI/VLSI Design '97
Amiya Kumar Das	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
Debesh K. Das	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97

Courte we Vuman Das	Indian Statistical Inst.	Calcutta	VSI/VLSI Design '97
Gautam Kumar Das	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
Pradipta Das	Univ. of Calcutta	Calcutta	VSI/VLSI Design '97
Rajish Das	North Bengal University	Darjeeling	VSI/VLSI Design '97
Sandip Das	Birla Inst. of Tech. & Science	Pilani	NEC - USA
Sanjeev Das Tulasi Das	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
= -: ::	Tripura Univ.	Tripura	Duet Tech.
Sakti Debberma	Indian Statistical Inst.	Calcutta	VSI/VLSI Design '97
Sandip Debnath Sudhir K. Desai	Indian Inst. of Tech.	Kanpur	VSI/VLSI Design '97
T. Rama Devi	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Mallik Devulapally	Indian Inst. of Tech.	Bombay	VSI/VLSI Design '97
Shivraj Dharne	Jorhat Eng. College	Jorhat	VSI/VLSI Design '97
Anil Kumar Doley		Mysore	Dept. of Electronics, India
Mahesh R. Dudgikar	S.J. College of Eng.	Calcutta	NIIT, India
Sourav K. Dutta	Kalyani Eng. College	Coimbatore	Lucent Tech., USA
D.N. Ganeshkumar	P.S.G College of Tech.	Calcutta	VSI/VLSI Design '97
Abhinav Garg	Indian Statistical Inst.	Kanpur	VSI/VLSI Design '97
Ajay Kumar Garg	Indian Inst. of Tech.	Calcutta	VSI/VLSI Design '97
Rajib Ghosal	Jadavpur Univ.	Darjeeling Darie	VSI/VLSI Design '97
Anirban Ghosh	North Bengal University	Aurangabad	Dept. of Electronics, India
Girmallappa R. Gidveer	Govt. Eng.College	Hyderabad	VSI/VLSI Design '97
P.N. Girija	Univ. of Hyderabad	•	VSI/VLSI Design '97
S.V. Gopal	Jawaharlal Nehru Tech. Univ.	Hyderabad Hyderabad	Duet Tech.
K. Gopinath	Inst. of Elect. & Telecom Eng.	•	VSI/VLSI Design '97
Y. Sri Gowri	Osmania Univ.	Hyderabad	VSI/VLSI Design '97
Suneetha Gullapalli	Jawaharlal Nehru Tech. Univ.	Hyderabad	-
Srabani Sen Gupta	Indian Statistical Inst.	Calcutta	VSI/VLSI Design '97
N. Gururaja	Chaitanya Bharathi Inst. of Tech.	Hyderabad	Lucent Tech., USA VSI/VLSI Design '97
Amalendu Haldar	Indian Inst. of Tech.	Kharagpur	VSI/VLSI Design '97
Lakavath Hemamalini	Jawaharlal Nehru Tech. Univ.	Hyderabad	
James Jacob	Indian Inst. of Science	Bangalore Calcutta	VSI/VLSI Design '97 VSI/VLSI Design '97
Manas Ranjan Jagadev	Indian Statistical Inst.		VSI/VLSI Design '97
R. Jagadish	Indian Inst. of Tech.	New Delhi	
Ajai Jain	Indian Inst. of Tech.	Kanpur Pilani	LogicVision, USA VSI/VLSI Design '97
Naveen Jain	Birla Inst. of Tech. & Science		VSI/VLSI Design '97 VSI/VLSI Design '97
Prashant Jain	Indian Inst. of Tech.	Kanpur	•
Seema Jain	Indian Inst. of Tech.	New Delhi	VSI/VLSI Design '97
Sushil Chandra Jain	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
Rameshwar Jha	Regional Eng. College	Warangal	VSI/VLSI Design '97
A. Jullie Josephine	A.K. College of Eng.	Hyderabad	VSI/VLSI Design '97
Venu Kakumanu	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Neeta Kale	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Bichitra Kalita	Assam Eng. College	Guwahati	TEMIC Usha Ltd., India
Y.I. Kammukutty	Regional Eng. College	Calicut	Lucent Tech., USA
Pradip Kumar Kar	Indian Inst. of Tech.	Kanpur	VSI/VLSI Design '97
K. Lal Kishore	Jawaharlal Nehru Tech. Univ.	Hyderabad	Dept. of Electronics, India
Maddi S.K. Kishore	B.B.C. Inst. of Tech.	Hyderabad	NEC - USA
A. Raouf Khan	Univ. of Kashmir	Jammu	VSI/VLSI Design '97
Arun Khosla	Regional Eng. College	Jalandhar	Lucent Tech., USA
Mamta Khosla	Regional Eng. College	Jalandhar	Lucent Tech., USA
Susmita Sur-Kolay	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
N.B. Gangadhar Konduri		Madras	VSI/VLSI Design '97
G. Gopala Krishna	Datapro Information Tech. Ltd.	Bangalore	VSI/VLSI Design '97
P. Vamshi Krishna	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
V. Gopi Krishna	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97

77 1 77 1 12	Indian Inst. of Tech.	Vammum	VSI/VLSI Design '97
Krishna Kshitiz S.Y. Kulkarni	B.V.B. College of Eng. & Tech.	Kanpur Madras	Motorola - India
	CDOT	New Delhi	Dept. of Electronics, Indi
Arun Kumar	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
B. Satish Kumar		Hyderabad	Motorola - India
Dalal Shiva Kumar	Vijayanagar Eng. College Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
D.S. Kiran Kumar		Rourkela	Lucent Tech., USA
J.V. Anjan Kumar	Regional Eng. College	Hyderabad	VSI/VLSI Design '97
G. Sunil Kumar	Jawaharlal Nehru Tech. Univ.	•	VSI/VLSI Design '97
Gatu Naveen Kumar	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Jaini Sampath Kumar	Osmania Univ.	Hyderabad Howrah	VSI/VLSI Design '97
K. Anil Kumar	Bengal Eng. College		_
K. Shiva Kumar	Regional Eng. College	Warangal	VSI/VLSI Design '97
M. Jagadesh Kumar	Indian Inst. of Tech.	Kanpur	VSI/VLSI Design '97
N. Pavan Kumar	Regional Eng. College	Warangal	VSI/VLSI Design '97
Rudraraju Ravi Kumar	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Konkimalla P. Kumar	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
S. Rakesh Kumar	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Vangala Eashwer Kumar	Inst. of Elect. & Telecom Eng.	Hyderabad	VSI/VLSI Design '97
S. Senthil Kumaran	Infosys Technologies Ltd.	Bangalore	Motorola - India
D. Lakshmi Sai Kumari	Inst. of Elect. & Telecom Eng.	Hyderabad	VSI/VLSI Design '97
B. Laxmi	Regional Eng. College	Warangal	VSI/VLSI Design '97
R.V. Siva Laxmi	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Pratapsinh P. Lele	Govt. Eng.College	Aurangabad	Dept. of Electronics, India
Anirban Mahanti	Birla Inst. of Tech. & Science	Pilani	VSI/VLSI Design '97
H. Mahesh	Regional Eng. College	Calicut	Cadence - India
S. Mahesh	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Ashis Kumar Mal	N.E. Regional Inst of Sci. & Tech.		VSI/VLSI Design '97
Ashish Mangala	CDOT	New Delhi	VSI/VLSI Design '97
Saraswati M. Mehtre	P.D.A. Eng. College	Coimbatore	Duet Tech.
Sambaran Mitra	Birla Inst.of Tech. & Science	Pilani	VSI/VLSI Design '97
Ravi Mittal	Indian Inst. of Tech.	Madras	VSI/VLSI Design '97
G. Jagan Mohan	Cygnus Microsystems (P) Ltd.	Bangalore	Dept. of Electronics, India
H.S. Mruthyunjaya	Manipal Inst. of Tech.	Manipal	VSI/VLSI Design '97
Rajanikanta Mudi	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
D. Mukhopadhyay	Jadavpur University	Calcutta	NEC - USA
K. Mukhopadhyaya	Jadavpur Univ.	Calcutta	VSI/VLSI Design '97
Amitava Mukherjee	Price Waterhouse Associates	Bombay	VSI/VLSI Design '97
S. Murari	Sri Venkateswara College of Eng.	Madras	VSI/VLSI Design '97
Bhaskara Bhanu Murthy	Regional Eng. College	Warangal	VSI/VLSI Design '97
K. Laxmana Murty	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
N.S. Murthy	Regional Eng. College	Warangal	VSI/VLSI Design '97
Sadhu R. Murthy	Birla Inst. of Tech. & Science	Pilani	VSI/VLSI Design '97
S. Muthusamy	Mindware PCL Software Exports	Bangalore	LogicVision, USA
V.D. Mytri	P.D.A. College of Eng.	Coimbatore	Motorola - India
S. Nagendra	S.J. College of Eng.	Mysore	Dept. of Electronics, India
S. Nandakishore	Regional Eng. College	Calicut	Cadence - India
R. Narasimhan	Sri Venkateswara Eng. College	Madras	VSI/VLSI Design '97
Vasanthi Natarajan	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
Dayananda Nayak	Manipal Inst. of Tech.	Manipal	NIIT, India
M.S. Nayak	S.D.M. College of Eng. & Tech.	Bangalore	Software & Silicon Syst.
Radhakrishna Pagadala	Jawaharlal Nehru Tech. Univ.	Hyderabad	VSI/VLSI Design '97
V.K.S. Pakala	Microland Limited	Madras	VSI/VLSI Design '97
Rajat Kumar Pal	University of Calcutta	Calcutta	VSI/VLSI Design '97
Srikanta Patnaik	Univ. College of Eng.	Burla	Logic Vision, USA
K. Mohan Prabhu	Indian Inst. of Tech.	Bombay	VSI/VLSI Design '97
K. MIOHAH FTAUHU	maidii mst. or reen.		<i>S</i>