# PRACTICAL INTERFACING TECHNIQUES FOR MICROPROCESSOR SYSTEMS

James W. Coffron

William E. Long

## PRACTICAL INTERFACING TECHNIQUES FOR MICROPROCESSOR SYSTEMS

James W. Coffron

William E. Long



PRENTICE-HALL, INC., Englewood Cliffs, New Jersey 07632

Library of Congress Cataloging in Publication Data

COFFRON, JAMES.

Practical interfacing techniques for microprocessor systems.

(Prentice-Hall series in microprocessor technology) Includes index.

1. Computer interfaces. 2. Microprocessors. I. Long, William E. II. Title. III. Series.

TK7887.5.C6 1983

001.64'404

82-21460

ISBM 0-13-691394-6

Editorial production/interior design: Margaret McAbee Cover design: Zeppi Long Manufacturing buyer: Anthony Caruso

© 1983 by Prentice-Hall, Inc., Englewood Cliffs, New Jersey 07632

All rights reserved. No part of this book may be reproduced in any form or by any means without permission in writing from the publisher.

1SBN 0-13-691394-6 Printed in the United States of America 10 9 8 7 6 5 4 3 2 1

4-4FELP4-E1-0 M8ZI

PRENTICE-HALL INTERNATIONAL, INC., London
PRENTICE-HALL OF AUSTRALIA PTY. LIMITED, Sydney
PRENTICE-HALL CANADA, INC., Toronto
PRENTICE-HALL OF INDIA PRIVATE LIMITED, New Delhi
PRENTICE-HALL OF JAPAN, INC., Tokyo
PRENTICE-HALL OF SOUTHEAST ASIA PTE. LTD., Singapore
WHITEHALL BOOKS LIMITED, Wellington, New Zealand
EDITORA PRENTICE-HALL DE BRASIL LTDA., Rio de Janeiro

2 m 11 1 (2)

## **PREFACE**

This is a book about interfacing equipment to enhance and enlarge the performance capacity of existing mini, micro, or home computer systems. The focus of the discussion is on the computer system whose utilization has reached its original design limits, or which lacks certain capabilities that the user would like it to have. It is written for the engineer, technician, or serious hobbyist who may be exploring interfacing techniques for the first time, or who is seeking practical suggestions and additional ideas that will be useful in this work.

Computer users often find that larger memory is needed to accomplish desired tasks because the needs have outgrown the equipment. Or, the computer may be needed for a new application that involves the addition of I/O ports to achieve. Whether the objective is larger memory, increased flexibility, or a different way of communicating with the outside world, the problem is one of interfacing. In writing this book, the attempt has been to select and give priority to the topics that offer the greatest practical value for solving frequently encountered interfacing problems.

The topics covered here include interfacing to ROM, to static RAM, to dynamic RAM, to various I/O port architectures, and the ECL and CMOS logic families, controlling a scanned 7-segment display, A-to-D and D-to-A conversion, the use of a programmable I/O chip, the S-100 bus, serial/parallel data transmission, a video keyboard terminal, and more. A complete chapter is devoted to interfacing to the TRS-80, a popular home com-

puter. To gain a better grasp of what is covered in the book the reader is asked to examine the table of contents—the topics are all there.

A word now about what may be the most important aspect of all—the treatment of the material.

First, this book is hardware-oriented, it is about circuits, devices, the way they work and how to use them. Every effort has been made to present practical, usable information that includes circuit connections, devices, and pin numbers, and shows how to go about things as well as why. Each topic concentrates on the kind of information one must have in order to build and test the circuit successfully.

Second, a major effort has been made to present all of the information in clear and understandable language. How each circuit works is carefully explained, and many figures illustrate and illuminate significant points. One last item: potential trouble areas and practices to avoid are discussed at appropriate places to help readers avert many frustrating difficulties.

The computer is no mystery today. Complex, yes, when confronted as a large system. But much of the intimidation that early computers brought to most of us has vanished as better ways of looking at the organization, the sequences of operation, and circuit details have emerged. Hopefully, this book will help you to pull back the curtain of mystery even further.

### Acknowledgements

We wish to acknowledge and thank all who have assisted and contributed to the development of this manuscript. First, to our families we owe a special debt for their indulgence, for encouraging us, and for protecting and guarding our time. We also wish to give special thanks to Margaret McAbee, Production Editor, for her sensitive and thoughtful work and for the extraordinary care and effort she expended in our behalf; to Judy Winthrop, Art Editor, for her keen sense of aesthetics and her unfailing aura of good cheer which made working with her such a pleasure; to Zeppi Long, Graphic Artist, for interpreting the nature and spirit of the manuscript in a way that is distinctive and harmonious with the Prentice-Hall Series on Microprocessor Technology.

James W. Coffron William E. Long

## **CONTENTS**

	Preface	. X111
1	Hardware Architecture for Interfacing: (3-Bus Architecture)	1
	1-1 Introduction 1 1-2 The 3-Bus System Architecture 2 1-3 Writing Data to Memory from the CPU 4 1-4 Reading Data from Memory 6 1-5 Writing Data to an Output Device 7 1-6 Reading Data from an Input Device 9 1-7 Summary of 3-Bus Architecture 10 1-8 Comments on Realizing 3-Bus Architecture 11 1-9 The 8085 Address Bus 11 1-10 Comments on Data Bus 15 1-11 The 8085 Buffered Data Bus 17 1-12 The 8085 Control Bus 18 1-13 8085 Summary 19 1-14 Realizing 3-Bus Architecture with the Z80 21 1-15 The Z80 Address Bus 21 1-16 The Z80 Control Bus 23 1-18 Chapter Summary 24	
2	Interfacing to ROM and Static RAM	26
	<ul> <li>2-1 Static Electrical Paths for Memory 26</li> <li>2-2 Address and Buffered Data Paths for ROM 28</li> <li>2-3 Nonbuffered Data Path for ROM 31</li> <li>2-4 A Complete 4k × 8 ROM 34</li> </ul>	
		43

	2-5 Data Paths for Separate I/O Static RAM 36 2-6 Reading and Writing to Separate I/O Memory 38 2-7 A Completely Separate I/O Memory 40 2-8 Data Paths for a Common I/O RAM 43 2-9 Complete Schematic for a Common I/O RAM 46 2-10 Memory Timing Considerations 49 2-11 Chapter Summary 51	
3	Interfacing to Input and Output Devices	<b>5</b> 3
	<ul> <li>3-1 Address Port I/O Architecture 55</li> <li>3-2 Device/Port I/O Architecture 59</li> <li>3-3 Linear Select I/O Architecture 63</li> <li>3-4 Memory-Mapped I/O Architecture 65</li> <li>3-5 Communication Between the CPU and Various I/O Architecture 66</li> <li>3-6 Chapter Summary 76</li> </ul>	
4	Bus-Loading Effects and Static Electrical Parameters	78
	<ul> <li>4-1 Review of Internal TTL Structures 79</li> <li>4-2 Digital IC Parameters and Data Sheets 81</li> <li>4-3 Loading the Address Bus 90</li> <li>4-4 Interface Loading of the Data Bus 97</li> <li>4-5 Chapter Summary 99</li> </ul>	
5	Interfacing to Dynamic RAMS	102
	5-1 Overview of Dynamic RAMs 102 5-2 A Real Dynamic RAM Chip 108 5-3 Multiplexing the Address Inputs 110 5-4 Generating RAS 113 5-5 Generating the MUX and CAS 116 5-6 Reading and Writing Data for the RAM 118 5-7 Interfacing Input Signals to RAM 119 5-8 Refreshing the Dynamic RAM 120 5-9 The Burst Refresh Circuit 121 5-10 Interfacing Dynamic RAM to the Z80 125 5-11 Discussion of RAM Memory Structure 126 5-12 Discussion of RAS, CAS, and MUX Signal Generation 130 5-13 A Complete 4k × 8 Dynamic RAM System 132 5-14 Chapter Summary 139	
6	Interfacing to CMOS and ECL Logic Families	184
	6-1 The CMOS Logic Family 141 6-2 Interfacing TTL to CMOS 149 6-3 Emitter-Coupled Logic (ECL) 154 6-4 Interfacing TTL to ECL 160 6-5 Chapter Summary 213	
7	Interfacing and Controlling a Scanned 7-Segment Display	167
	7-1 Introduction 167 7-2 The 7-Segment Digit 167	

	<ul> <li>7-3 Connecting Several Displays Together 171</li> <li>7-4 Interfaces for Segments and Cathodes 174</li> <li>7-5 Software for the Display Scan 177</li> <li>7-6 Running the Program 184</li> <li>7-7 Interfacing to Common Anode Displays 187</li> <li>7-8 Chapter Summary 189</li> </ul>	
8	Interfacing to Non-TTL Voltages; Use of Optical Isolators	190
	<ul> <li>8-1 Introduction 190</li> <li>8-2 Generating Positive and Negative Pulses 194</li> <li>8-3 Inputting Nonstandard TTL Pulses 199</li> <li>8-4 Optical Couplers 203</li> <li>8-5 Optical Isolators in a Microprocessor Interfacing 206</li> <li>8-6 Chapter Summary 210</li> </ul>	
9	Digital to Analog Conversion for Interfacing	211
	9-1 Introduction 211 9-2 Basics of Digital to Analog Conversion 212 9-3 A Current Output DAC 214 9-4 Current to Voltage Conversion 217 9-5 Increasing Output Drive from a Circuit 218 9-6 Resolution of DAC Circuit 219 9-7 Connecting the DAC to the Microprocessor System 221 9-8 Chapter Summary 224	
10	Analog to Digital Conversion	225
	10-1 Introduction 225 10-2 Basics of Analog to Digital Conversion 226 10-3 Constructing an Inexpensive ADC 228 10-4 Hardware for an ADC 230 10-5 Software for Control of the ADC 234 10-6 A to D Conversion with One Device 234 10-7 The Hardware Interface for the ADC 240 10-8 Software for Interfacing the ADC to a CPU 241 10-9 Chapter Summary 241	
11	Interfacing Input and Output Devices to the TRS-80	244
	<ul> <li>11-1 Introduction 244</li> <li>11-2 The TRS-80 Bidirectional Data Bus and Tri-State Control 245</li> <li>11-3 The TRS-80 Control Bus and Tri-State Control 248</li> <li>11-4 A General Purpose I/O Circuit 250</li> <li>11-5 Interfacing to the I/O Circuit 254</li> <li>11-6 Chapter Summary 260</li> </ul>	
12	Interfacing to an 8255 Programmable I/O Chip	261
	12-1 Introduction 261 12-2 Overview of the 8255 Chip 262 12-3 Microprocessor Signals used to Interface 263 12-4 Connecting the CPU to the 8255 Chip 265	

*			

## Contents

10	12-6 12-7 12-8 12-9	Generating Port Select (Chip Select) Logic 267 The Complete Connection 268 Interfacing Circuits to the 8255 Ports 271 Connecting a Bidirectional Data Bus Driver 274 Software for Controlling the 8255 Chip 278 Chapter Summary 279	
13		acing to the S-100 Bus	<b>28</b> 1
	13-3 13-4 13-5 13-6 13-7 13-8 13-9 13-10 13-11 13-12	Introduction 281 Pin Definitions for the S-100 Bus 281 Generation of System Control Signals 286 Generation of Memory Read Enable Signals 289 Generation of IOW and IOR Control Signals 375 Summary of the Interface Control Lines 292 S-100 Data Bus 292 S-100 Address Lines 294 DC Power for the S-100 Bus 294 Interfacing a Keyboard 297 Second Example of an S-100 Interface 301 The Remote Device 208 Interfacing EPROM to the S-100 Bus 312 Chapter Summary 314	
14	Serial	Interface to a Computer System	315
	14-1 14-2 14-3 14-4 14-5 14-6 14-7 14-8 14-9 14-10 14-11 14-12	Serial versus Parallel Interface 315 Baud Rate and Timing 316 Parallel to Serial Conversion 320 Start, Stop, and Parity Bits 321 A USART for Serial Communication 324 Overview of the 8251 USART 325 Connecting the 8251 Device to Microprocessor Busses 328 Level Shifting and Converting to RS-232 331 Receiving RS-232 Levels 332 Software to Control an 8251 USART 335 Software to Transmit a Single Character 341 An Echo Program for the 8251 USART 342 Chapter Summary 343	
15	Interfa Termin	cing to a Television Receiver: Video Keyboard	344
	15–2 15–3	Overview of a VKT 345 Interfacing to a TV Receiver 349 Generating Horizontal Sync and Blanking Pulses Digitally 356	
	15–4	Generating Vertical Blanking and Vertical Sync Pulses Digitally 362	
	15-6	The Video Signal 364 Checking the Composite Video Signal 369 Chapter Summary 371	

16	Use o Term	373	
	16-2 16-3 16-4 16-5 16-6 16-7	Introduction 373 Single Character Generation 374 Full Screen Display 379 Horizontal Sync and RS0-RS3 383 Formatting the TV Display 384 Overview of VKT Electronics 386 Display Memory 389 Display Memory Hardware 391 Chapter Summary 394	
	Data	Source References	395
	Index	<b>K</b>	397

## HARDWARE ARCHITECTURE FOR INTERFACING (3-BUS ARCHITECTURE)

#### 1-1: Introduction

In this chapter we introduce and describe a microprocessor system architecture that is applicable to resolving interfacing problems which may be encountered when developing or expanding a particular system. This architecture is valid for most 8- and 16-bit microprocessor systems and is equally valid for most home computer systems. A clear understanding of this architecture can reduce interfacing problems to their simplest forms.

Many examples of interfacing to microprocessor and home computer systems are presented in this text, all of which rely on the architecture presented in this chapter. Fortunately, this understanding of architecture also applies to the effective troubleshooting of microprocessor systems. An understanding of this material will minimize any difficulty you may have when approaching a new system or new system application.

The architecture described in this text is called 3-bus system architecture and is described in detail in the text, "Practical Hardware Details for the 8080, 8085, Z80, and 8600."\* Although not all manufacturers use the name 3-bus architecture, this organization is common to most microprocessor systems.

To describe the architecture here, we use two different micro-processors—the 8085 and the Z80. From the detailed discussion of these

\*James W. Coffron, Prentice-Hall, 1981.

microprocessors you should be able to relate these details to any other 8- or 16-bit microprocessor. We then design these microprocessors into the 3-bus system architecture to illustrate our point and next show how any system hardware operation may be analyzed or thought of in this way.

Let us begin with a definition of a system bus. For this text, a system bus is defined as a collection of electronic signals and signal lines or paths that are grouped according to function. In a block diagram, each bus has the same point of origin and the same point of destination in the system. Stated in another way, all signals in a given bus have a common function. A simple example of a system bus is the power bus. This is a bus with only one signal in it. The point of origin is the system power supply. The point of destination for this signal is the system components.

### 1-2: The 3-Bus System Architecture

The three major busses used to describe the digital action in a microprocessor system or home computer are the

- (1) address bus.
- (2) the data bus, and
- (3) the control bus.

We include home computers because these systems have the same attributes as other microprocessor controlled systems. A home computer or personal computer is a sub-set of all the microprocessor systems used in the world today.

Every hardware action that takes place in a microprocessor controlled system can be performed using the 3-bus approach. Notice that 3-bus system architecture is not a simplified structure used to describe a complex action—rather, it is an accurate model that presents the complex action of a microprocessor system in a different, easier-to-understand way.

As stated earlier, the 3-bus model can accurately describe the seven hardware actions that occur in microprocessor controlled systems. These hardware actions are:

- 1. write data to memory from the CPU (control processing unit or microprocessor)
- 2. read data from memory to the CPU
- 3. write data to an output port from the CPU
- 4. read data from an input port to the CPU
- 5. interrupt actions by the CPU

- 6. access the memory directly (DMA), controlled by the CPU
- 7. manipulate internal registers by the CPU.

Note that these hardware actions take place as a result of software instructions.

Each hardware activity in a microprocessor system falls into one of these seven operation categories. However, microprocessor systems do not have to use all seven hardware operations to be of value; many very useful systems are designed to employ only three or four of the seven possible actions. But no matter how complex the operation or how long a controlling software program is, every system is executing only the seven hardware operations listed.

Figure 1-1 is a block diagram for a typical microprocessor system. Notice the three major system busses that are used. It will help to refer to this diagram while we go through the first four hardware actions, in which the use of the 3-bus architecture will be clearly visible. Later we will show




Figure 1-1 Block diagram of 3-bus architecture for a typical microprocessor system

exactly how 3-bus architecture can be used with a real microprocessor system—the 8085. Most 8-bit microprocessors can be designed into this type of system. When interfacing to a home computer or any microprocessor system, one should view the hardware in this way for it will make the overall operation of such systems much easier to understand.

## 1-3: Writing Data to Memory from the CPU

Figure 1–2 shows a timing diagram of a typical write cycle for a semiconductor memory device. When a mircoprocessor writes data to memory the timing sequence required by the memory must be followed. Any microprocessor must do this. Note that the timing diagram shown does not mention a particular microprocessor. It simply indicates how a memory device must be electrically communicated with to perform a successful write operation, no matter what microprocessor initiates the communication.

For a successful write operation, each system bus must perform its function or job, and each bus may be thought of as being independent of the others. For a write operation, the address bus will provide the address in memory, which the CPU will write data to. The address bus does not actually write the data; the address bus has no electrical knowledge of the type of communication or when the communication will take place; its only function is to supply the address and enable the correct path for the communication to occur.




Figure 1-2 Timing diagram of a WRITE cycle in a microprocessor system. Note the activity of each bus in this operation.

The data bus has the job of supplying the physical means for transfer of data between the enabled device and the CPU. During this particular hardware operation, the data bus will physically connect the memory data input lines to the microprocessor's data output lines. Again, the data bus may be thought of as completely independent of the address bus or control bus. The data bus has no electrical indication of where the data is coming from. Its only job is to enable the electrical path for data that is to transfer between the CPU and the address selected by the address bus.

The data bus has two possible directions for the electrical data to flow during any system communication:

- 1. from the CPU to the system (write operation)
- 2. from the system to the CPU (read operation).

In each case, the data bus lines are controlled by—that is, carry data from—a different source. The destination is also different in each case. During a read operation, the data bus has its origin somewhere in the system other than the microprocessor, and the destination for the data is the microprocessor. During a write operation, the data has its origin in the microprocessor, and the destination for the data is somewhere in the system other than the CPU.

The final action in a memory write sequence occurs when the system control bus asserts the memory write enable line. This action strobes the data into the memory. One function of the control bus is to define the type of hardware operation that is occurring in the system at any given time. In the particular system we are now discussing four hardware operations are possible:

- 1. Memory read (MEMR)
- 2. Memory write (MEMW)
- 3. Input read (IOR)
- 4. Output write (IOW)

For each different hardware operation, there is a unique control bus line. Since there are four possible hardware events, there are four system control lines.

A second function of the control bus is to provide the start and stop pulses for the data transfer. During the memory write operation, the control bus does not enable, or assert, the MEMW control line until the microprocessor has valid data on the system data bus. See Figure 1–3. After a fixed length of time the control bus unasserts the MEMW control line. The hardware of the system uses the MEMW control line to assert the write




Figure 1-3 Timing diagram showing how the system control bus asserts the WRITE ENABLE line at the time the CPU has valid data placed on the system data bus

enable pulse to the memory address designated by the data from the address bus.

Figure 1-4 shows how the 3-bus architecture conforms exactly to the timing pattern that is needed for electrical communication with memory. The information on the address bus and on the data bus can be thought of as static signals, which means that these two types of signals stay useful, or valid, for the entire time required to accomplish data transfer. However the control bus signals are timed signals—these signals are valid only part of time during data transfer.

From this example of writing data to system memory it can be seen that each bus in the system has a different function. Each bus is independent of the other but all three must operate, for if any one of the three busses fails to perform its function, the data transfer is unsuccessful.




Figure 1-4 Timing diagram showing the job of each system bus during a memory write operation. If any bus fails to perform correctly, the operation will not be electrically valid.

æ

'n

### 1-4: Reading Data from Memory

Figure 1–5 shows the timing required for any digital hardware to electrically read data from system memory. Notice that once again no mention of a particular microprocessor is made. If any microprocessor is to read data electrically from a semiconductor memory, it must observe this sequence. Let us show how the 3-bus architecture realizes this timing.

The address bus has the same function as that described in the memory write sequence—to provide the correct system address of the memory location from which to read data. The data bus lines provide the physical means for the data to transfer. In this hardware transfer operation, the data originates at the memory's data output lines and its destination is the microprocessor data input lines.

Finally, the control bus asserts a unique control line, (MEMR), to start the data transfer, at which time the data from the system memory becomes valid on the system data bus and the microprocessor strobes binary infor-




Figure 1-5 Diagram showing the system timing required for digital device to read data from a semiconductor memory

mation on the data bus into an internal register. After a fixed time, the MEMR control line becomes unasserted, which terminates the data transfer.

Figure 1–6 shows how the 3-bus architecture realizes the timing for the memory read operation shown in Figure 1–5.

## 1-5 Writing Data to an Output Device

An output device in a microprocessor system may be defined as any destination other than memory for data from the CPU. Examples of output devices are CRT display, floppy disc, or cassette tape. The only difference