
# ACM IEEE Nineteenth Design Automation Conference **Proceedings**

IEEE Catalog No. 82CH1759-0 Library of Congress No. 76-150348 IEEE Computer Society Order No. 416 ACM Order No. 477820

ISSN 0146-7123

Caesars Palace June 14-16, 1982 Las Vegas, Nevada



### **TABLE OF CONTENTS**

	Session 1: Survey (R.J. Smith, II, Chairman)	
1.1	A Survey of the State-of-the-Art of Design Automation: An Invited Presentation	1
	M.A. Breuer	
	Session 2: Tutorial (C. Clark, Chairman)	
2.1	Robotics: The New Automation Tool	2
	Session 3: Tutorial (P. Goel, Chairman)	
3.1	Design for Testability	9
	Session 4: Keynote Address	
	Session 5: Bell Laboratories Designer's Workbench (R.B. Hawkins, Chairman)	
5.1	A Retrospective on Software Engineering in Design Automation	10
5.2	Designer's Workbench: Delivery of CAD Tools	15
5.3	A Utilitarian Approach to CAD	23
	Session 6: Routing I (R.S. Kirk, Chairman)	
6.1	An Analytical Method for Compacting Routing Area	
,	in Integrated Circuits	30
6.2	Optimal Single Row Router	38
6.3	R. Raghavan and S. Sahni A New Two-Dimensional Routing Algorithm	46
	Session 7: Special Hardware Simulation Machines (H. Kobayashi, Chairman)	
	The Yorktown Simulation Engine: Introduction	51
	The Yorktown Simulation Engine	55
	Software Support for the Yorktown Simulation Engine E. Kronstadt and G. Pfister	60
7.4	A Logic Simulation Machine	65
	Session 8: Workshop: Industrial Robotics (H.R. Prasad, Chairman)	
8.1	Workshop: Industrial Robotics	74
	Session 9: Automation in the Creation of the IBM 3081 (A. Fitch, Chairman)	
9.1	IBM 3081 System Overview and Technology	75
9.2	Design Verification System for Large-Scale LSI Designs	83
9.3	Operational Aspects of Design Automation for the IBM 3081	91

9.4	Automated Conversion of Design Data for Building the IBM 3081	96
	Session 10: Routing II (E. Kinnen, Chairman)	
10.1	A Minimum-Impact Routing Algorithm	104
10.2	The 1-2-3 Routing Algorithm or the Single Channel 2-Step Router on 3 Interconnection Layers	113
10.3	W. Heyns A Consideration of the Number of Horizontal Grids Used in the	
	Routing of a Masterslice Layout	121
10.4	A Bus Router for IC Layout	129
	Session 11: PLA Design Techniques (D. Dietmeyer, Chairman)	,
111	A Depth-First Branch-and-Bound Algorithm for Optimal PLA Folding	133
	W. Grass	133
	Optimal Bipartite Folding of PLA	141
11.3	Techniques for Programmable Logic Array Folding	147
11.4	A Logic Minimizer for VLSI PLA Design	156
	Session 12: Recent Product Developments (M. Feuer, Chairman)	
	PHILO - A VLSI Design System	•
	Session 13: Partitioning (C.W. Gwyn, Chairman)	
13.1	A Linear-Time Heuristic for Improving Network Partitions	175
13.2	C.M. Fiduccia and R.M. Mattheyses  Automated Partitioning of Hierarchically Specified Digital Systems	182
	Session 14: Hardware Description Languages I (S.Y.H. Su, Chairman)	
14.1	Interactive Design Language: A Unified Approach to Hardware Simulation, Synthesis, and Documentation	193
14.2	L.I. Maissel and D.L. Ostapko The CONLAN Project: Status and Future Plans	202
14.3	R. Piloty and D. Borrione  VHSIC HDL	213
	Session 15: Tutorial: Data Base for Design Automation	
15.1	(R.R. Alvarodiaz, Chairman)  Evolution of the Engineering Design System Data Base	214
	Session 16: Special Hardware Support for Physical Design	
161	(A. Iosupovicz, Chairman)	0
10.1	Hardware Support for Automatic Routing	219

16.2 Global Wiring on a Wire Routing Machine	224
16.3 A Hardware Assisted Design Rule Check Architecture	232
Session 17: Mechanical CAD Applications for Manufacturing (J. Peled, Chairman)	
17.1 Toward CAM-Oriented CAD	239
17.2 A Layout System for High Precision Design of Progressive Die	246
Session 18: Topological Layout (D.G. Schweikert, Chairman)	
18.1 The Planar Package Planner for System Designers	
18.2 Automatic Floorplan Design	261
Session 19: Data Base Systems	
(C.W. Rosenthal, Chairman)	
19.1 A Database Management System for Design Engineers	
19.2 A Database Approach for Managing VLSI Design Data	274
19.3 A Low Cost, Transportable, Data Management System for LSI/VLSI Design	283
Session 20: Cell and Module Layout (D. Gibson, Chairman)	
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules	291
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules	
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules	300
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules	300
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules  R.P. Larsen, J.A. Luisi, and A.K. Singh  20.2 PAOLA: A Tool for Topological Optimization of Large PLAs  S. Chuquillanqui and T. Perez Segovia  20.3 A Layout Synthesis System for NMOS Gate-Cells  J. Luhukay and W.J. Kubitz  Session 21: Hardware Description Languages II  (M. d'Abreu, Chairman)  21.1 A Functional Level Modelling Language for Digital Simulation	300 307
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules  R.P. Larsen, J.A. Luisi, and A.K. Singh  20.2 PAOLA: A Tool for Topological Optimization of Large PLAs  S. Chuquillanqui and T. Perez Segovia  20.3 A Layout Synthesis System for NMOS Gate-Cells  J. Luhukay and W.J. Kubitz  Session 21: Hardware Description Languages II  (M. d'Abreu, Chairman)	300 307 315
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules  R.P. Larsen, J.A. Luisi, and A.K. Singh  20.2 PAOLA: A Tool for Topological Optimization of Large PLAs  S. Chuquillanqui and T. Perez Segovia  20.3 A Layout Synthesis System for NMOS Gate-Cells  J. Luhukay and W.J. Kubitz  Session 21: Hardware Description Languages II  (M. d'Abreu, Chairman)  21.1 A Functional Level Modelling Language for Digital Simulation  P.J. DesMarais, E.S.Y. Shew, and P.S. Wilcox  21.2 Modular Description/Simulation/Synthesis Using DDL  S.G. Shiva and J.A. Covington  21.3 A Hardware Description Language for Processor Based	300 307 315 321
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules  R.P. Larsen, J.A. Luisi, and A.K. Singh  20.2 PAOLA: A Tool for Topological Optimization of Large PLAs  S. Chuquillanqui and T. Perez Segovia  20.3 A Layout Synthesis System for NMOS Gate-Cells  J. Luhukay and W.J. Kubitz  Session 21: Hardware Description Languages II  (M. d'Abreu, Chairman)  21.1 A Functional Level Modelling Language for Digital Simulation  P.J. DesMarais, E.S. Y. Shew, and P.S. Wilcox  21.2 Modular Description/Simulation/Synthesis Using DDL  S.G. Shiva and J.A. Covington	300 307 315 321
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules  R.P. Larsen, J.A. Luisi, and A.K. Singh  20.2 PAOLA: A Tool for Topological Optimization of Large PLAS  S. Chuquillanqui and T. Perez Segovia  20.3 A Layout Synthesis System for NMOS Gate-Cells  J. Luhukay and W.J. Kubitz  Session 21: Hardware Description Languages II  (M. d'Abreu, Chairman)  21.1 A Functional Level Modelling Language for Digital Simulation  P.J. DesMarais, E.S.Y. Shew, and P.S. Wilcox  21.2 Modular Description/Simulation/Synthesis Using DDL  S.G. Shiva and J.A. Covington  21.3 A Hardware Description Language for Processor Based  Digital Systems  J.H. Tracey and K.S. Kumar  Session 22: Workshop: Special vs. General Hardware for DA	300 307 315 321
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules  R.P. Larsen, J.A. Luisi, and A.K. Singh  20.2 PAOLA: A Tool for Topological Optimization of Large PLAs  S. Chuquillanqui and T. Perez Segovia  20.3 A Layout Synthesis System for NMOS Gate-Cells  J. Luhukay and W.J. Kubitz  Session 21: Hardware Description Languages II  (M. d'Abreu, Chairman)  21.1 A Functional Level Modelling Language for Digital Simulation  P.J. DesMarais, E.S.Y. Shew, and P.S. Wilcox  21.2 Modular Description/Simulation/Synthesis Using DDL  S.G. Shiva and J.A. Covington  21.3 A Hardware Description Language for Processor Based  Digital Systems  J.H. Tracey and K.S. Kumar  Session 22: Workshop: Special vs. General Hardware for DA  (T. Bruggere, Chairman; Panelists: H.G. Adshead, L. Dunn,  A. Iosupovicz, D. Nelson, E. Thompson, and N. Van Brunt)	300 307 315 321 330
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules  R.P. Larsen, J.A. Luisi, and A.K. Singh  20.2 PAOLA: A Tool for Topological Optimization of Large PLAs  S. Chuquillanqui and T. Perez Segovia  20.3 A Layout Synthesis System for NMOS Gate-Cells  J. Luhukay and W.J. Kubitz  Session 21: Hardware Description Languages II  (M. d'Abreu, Chairman)  21.1 A Functional Level Modelling Language for Digital Simulation  P.J. DesMarais, E.S. Y. Shew, and P.S. Wilcox  21.2 Modular Description/Simulation/Synthesis Using DDL  S.G. Shiva and J.A. Covington  21.3 A Hardware Description Language for Processor Based  Digital Systems  J.H. Tracey and K.S. Kumar  Session 22: Workshop: Special vs. General Hardware for DA  (T. Bruggere, Chairman; Panelists: H.G. Adshead, L. Dunn,  A. Iosupovicz, D. Nelson, E. Thompson, and N. Van Brunt)  22.1 Special Purpose vs. General Purpose Hardware for DA	300 307 315 321 330
(D. Gibson, Chairman)  20.1 Interactive Symbolic Design for VLSI Modules  R.P. Larsen, J.A. Luisi, and A.K. Singh  20.2 PAOLA: A Tool for Topological Optimization of Large PLAs  S. Chuquillanqui and T. Perez Segovia  20.3 A Layout Synthesis System for NMOS Gate-Cells  J. Luhukay and W.J. Kubitz  Session 21: Hardware Description Languages II  (M. d'Abreu, Chairman)  21.1 A Functional Level Modelling Language for Digital Simulation  P.J. DesMarais, E.S.Y. Shew, and P.S. Wilcox  21.2 Modular Description/Simulation/Synthesis Using DDL  S.G. Shiva and J.A. Covington  21.3 A Hardware Description Language for Processor Based  Digital Systems  J.H. Tracey and K.S. Kumar  Session 22: Workshop: Special vs. General Hardware for DA  (T. Bruggere, Chairman; Panelists: H.G. Adshead, L. Dunn,  A. Iosupovicz, D. Nelson, E. Thompson, and N. Van Brunt)	300 307 315 321 330

	Session 23: Structuring Data for Efficient Operations (N.A. Keating, Chairman)	
	The EXCELL Method for Efficient Geometric Access to Data	345
23.2	The Quad-CIF Tree: A Data Structure for Hierarchical On-Line Algorithms	352
23.3	G. Kedem  Object Data Structures Towards Distributed Graphics Processing	358
,	Session 24: Silicon Compilers - Layout of IC's from High Level Descriptions (H.Y. Chang, Chairman)	
24.1	SAGA: An Experimental Silicon Assembler	365
24.2	RIOT - A Simple Graphical Chip Assembly Tool	371
24.3	Designing Gate Arrays Using a Silicon Compiler  J.P. Gray, I. Buchanan, and P.S. Robertson	377
	Session 25: Fault Modeling and Simulation (K. Kovijinic, Chairman)	
25.1	Testing Functional Faults in VLSI	384
25.2	A Fault Simulation Methodology for VLSI	393
25.3	A Fault Simulator for MOS LSI Circuits  A.K. Bose, P. Kozak, CY. Lo, H.N. Nham, E. Pacas-Skewes, and K. Wu	400
	Session 26: Panel: DA Algorithms: Research and Applications (R.J. Lipton, Chairman; Panelists: R.A. DeMillo, I. Munroe, J. Soukup, and E. Ulrich)	
26.1	Design Automation Algorithms: Research and Applications	410
	Session 27: Routing in the Real World (B. Heller, Chairman)	
27.1	Parametric Pattern Router	411
27.2	A "Greedy" Channel Router	418
27.3	An Efficient Variable-Cost Maze Router	425
27.4	Automated Rip-Up and Reroute Techniques	432
	Session 28: Design Stations: Their Selection and Their Characteristics (S.L. Bystrom, Chairman)	
28.1	Important Criteria in Selecting Engineering Work Stations	440
28.2	Experiments Using Interactive Color Raster Graphics for CAD	445
28.3	Design of Command Menus for CAD Systems	453

	Session 29: University Physical Design Automation (E.S. Kuh, Chairman)	
<b>29</b> .1	A Symbolic Design System for Integrated Circuits	460
29.2	ALI: A Procedural Language to Describe VLSI Layouts	467
29.3	The "PI" (Placement and Interconnect) System	475
	Session 30: Enhancement to Scan Design Techniques (E. Ulrich, Chairman)	
30.1	Electronic Chip-in-Place Test	482
30.2	An Enhancement of LSSD to Reduce Test Pattern Generation Effort and * Increase Fault Coverage	489
3U 3	K.K. Saluja	
30.3	Verification Testing	495
	Session 31: CAD in Architecture (R.S. Frew, Chairman)	
31.1	Modeling Polyhedral Solids Bounded by Multi-Curved Parametric Surfaces	501
31.2	Y.E. Kalay  A User Interface for Architectural Design, A Case Study	508
31.3	G.J. Glass  Design of a Graphic Processor for Computer-Aided Drafting	514
31.4	An Interactive Drafting System Based on Two Dimensional Primitives G. Cosmai, U. Cugini, P. Mussio, and A. Napolitano	521
	Session 32: Automatic Layout Verification (C.R. McCaw, Chairman)	
32.1	Lyra: A New Approach to Geometric Layout Rule Checking	530
32.2	Cellular Image Processing Techniques for VLSI Circuit Layout	
	Validation and Routing	
	Programs for Verifying Circuit Connectivity of MOS/LSI Mask Artwork	544
32.4	A "Non-Restrictive" Artwork Verification Program for Printed Circuit Boards	551
	•	
33.1	Session 33: Topics in Testing (M.C. Graf, Chairman)  DORA: CAD Interface to Automatic Diagnostics	FFO
	R.W. Allen, M.M. Ervin-Willis, and R.E. Tulloss	559
33.2	Automatic Generation of Microprocessor Test Programs	566
33.3	Test Generation for Programmable Logic Arrays	<b>574</b>
	P. Bose and J.A. Abraham	
os.4	An Interactive Testability Analysis Program—ITTAP	581

	(D.E. Thomas, Chairman)	
34.1	Speed and Accuracy in Digital Network Simulation Based in	
0	Structural Modeling	587
	E. Ulrich and D. Hebert	
34.2	Timing Verification and the Timing Analysis Program	594
	Session 35: Timing Verification Techniques (D.D. Cheng, Chairman)	
	Developments in Logic Network Path Delay Analysis	605
JJ.2	LSI/VLSI Chips	616
	Timing Verification System Based on Delay Time Hierarchical Nature  M. Nomura, S. Sato, N. Takano, T. Aoyama, and A. Yamada	622
35.4	Synchronous Path Analysis in MOS Circuit Simulator	629
	Session 36: Mechanical CAD Technology and Systems (J.M. Miller, Chairman)	
36.1	Simplified Data Structure for "Mini-Based" Turnkey CAD Systems J. Peled	636
36.2	A Hybrid CAD/CAM System for Mechanical Applications	643
36.3	Making the Wire Frame Solid	650
	Session 37: Automatic Placement (I.R. Dobes, Chairman)	
37.1	A Placement Algorithm for Polycell LSI and Its Evaluation	655
	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans	655 663
37.2	A Placement Algorithm for Polycell LSI and Its Evaluation	
37.2	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans  K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout  G.J. Wipfler, M. Wiesel, and D.A. Mlynski	663
37.2 37.3	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans  K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout  G.J. Wipfler, M. Wiesel, and D.A. Mlynski  Session 38: MOS Simulation (P. Agrawal, Chairman)  Transmission Gate Modeling in an Existing Three-Valued Simulator	663 671
37.2 37.3 38.1	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans  K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout  G.J. Wipfler, M. Wiesel, and D.A. Mlynski  Session 38: MOS Simulation (P. Agrawal, Chairman)  Transmission Gate Modeling in an Existing Three-Valued Simulator  R.M. McDermott  RELAX: A New Circuits Simulator for Large Scale MOS	663 671 678
37.2 37.3 38.1 38.2	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout G.J. Wipfler, M. Wiesel, and D.A. Mlynski  Session 38: MOS Simulation (P. Agrawal, Chairman)  Transmission Gate Modeling in an Existing Three-Valued Simulator R.M. McDermott  RELAX: A New Circuits Simulator for Large Scale MOS  Integrated Circuits E. Lelarasmee and A. Sangiovanni-Vincentelli	663 671
37.2 37.3 38.1 38.2	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout G.J. Wipfler, M. Wiesel, and D.A. Mlynski  Session 38: MOS Simulation (P. Agrawal, Chairman)  Transmission Gate Modeling in an Existing Three-Valued Simulator R.M. McDermott  RELAX: A New Circuits Simulator for Large Scale MOS  Integrated Circuits	663 671 678
37.2 37.3 38.1 38.2	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout G.J. Wipfler, M. Wiesel, and D.A. Mlynski  Session 38: MOS Simulation (P. Agrawal, Chairman)  Transmission Gate Modeling in an Existing Three-Valued Simulator R.M. McDermott  RELAX: A New Circuits Simulator for Large Scale MOS  Integrated Circuits E. Lelarasmee and A. Sangiovanni-Vincentelli  Implication Algorithms for MOS Switch Level Functional  Macromodeling, Implication and Testing M.R. Lightner and G.D. Hachtel	663 671 678 682
37.2 37.3 38.1 38.2 38.3	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout G.J. Wipfler, M. Wiesel, and D.A. Mlynski  Session 38: MOS Simulation (P. Agrawal, Chairman)  Transmission Gate Modeling in an Existing Three-Valued Simulator R.M. McDermott  RELAX: A New Circuits Simulator for Large Scale MOS  Integrated Circuits E. Lelarasmee and A. Sangiovanni-Vincentelli  Implication Algorithms for MOS Switch Level Functional  Macromodeling, Implication and Testing M.R. Lightner and G.D. Hachtel  Session 39: VLSI Design Systems (R.J. Tatem, Chairman)  A Design System Approach to Data Integrity	663 671 678 682
37.2 37.3 38.1 38.2 38.3	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans  K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout  G.J. Wipfler, M. Wiesel, and D.A. Mlynski  Session 38: MOS Simulation (P. Agrawal, Chairman)  Transmission Gate Modeling in an Existing Three-Valued Simulator  R.M. McDermott  RELAX: A New Circuits Simulator for Large Scale MOS  Integrated Circuits  E. Lelarasmee and A. Sangiovanni-Vincentelli  Implication Algorithms for MOS Switch Level Functional  Macromodeling, Implication and Testing  M.R. Lightner and G.D. Hachtel  Session 39: VLSI Design Systems (R.J. Tatem, Chairman)  A Design System Approach to Data Integrity  W.A. Noon, K.N. Robbins, and M.T. Roberts  QCADS—A LSI CAD System for Minicomputer	663 671 678 682 691
37.2 37.3 38.1 38.2 38.3 39.1	A Placement Algorithm for Polycell LSI and Its Evaluation  T. Kambe, T. Chiba, S. Kimura, T. Inufushi, N. Okuda, and I. Nishioka  On Finding Most Optimal Rectangular Package Plans  K. Maling, S.H. Mueller, and W.R. Heller  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout  G.J. Wipfler, M. Wiesel, and D.A. Mlynski  Session 38: MOS Simulation (P. Agrawal, Chairman)  Transmission Gate Modeling in an Existing Three-Valued Simulator  R.M. McDermott  RELAX: A New Circuits Simulator for Large Scale MOS  Integrated Circuits  E. Lelarasmee and A. Sangiovanni-Vincentelli  Implication Algorithms for MOS Switch Level Functional  Macromodeling, Implication and Testing  M.R. Lightner and G.D. Hachtel  Session 39: VLSI Design Systems (R.J. Tatem, Chairman)  A Design System Approach to Data Integrity  W.A. Noon, K.N. Robbins, and M.T. Roberts	663 671 678 682 691

	Session 40: Reducing PCB Design Problems to Practice (J.J. Staller, Chairman)	
	Arbitrarily-Sized Module Location Technique in the LOP System	718
40.2	Circuit Boards	727
40.3	Two-Dimensional Channel Routing and Channel Intersection Problems  M. Wiesel and D.A. Mlynski	733
	Session 41: Simulation Techniques (W. Sherwood, Chairman)	
41.1	Defining and Implementing a Multilevel Design Representation with Simulation Applications	740
41.2	An Interactive Simulation System for Structured Logic Design—ISS T. Sakai, Y. Tsuchida, H. Yasuura, Y. Ooi, Y. Ono, H. Kano, S. Kimura, and S. Yajima	747
41.3	Logic Simulation for LSI	755
	Session 42: Workshop: VLSI Design Methodologies (J.D. Nash, Chairman; Panelists: D. Fairbairn, A. Feller, D. Gibson, G.B. Goates, P. Menchini, and M. Roberts	
42.1	VLSI Design Methodology Workshop	762
	Session 43: Design Data Description (V. Smith, Chairman)	
43.1	Digital Logic Modeling System Based on MODLAN	763
43.2	VEEP-A Vector Editor and Preparer	771
	Session 44: Layout Systems (L.M. Rosenberg, Chairman)	
44.1	Automated Layout in ASHLAR: An Approach to the Problems of "General Cell" Layout for VLSI	777
44.0	J.E. Hassett	
	Hierarchical Top-Down Layout Design Method for VLSI Chip	785
44.3	CGAL—A Multi Technology Gate Array Layout System	792
44.4	LAMBDA: A Quick, Low Cost Layout Design System for Master-Slice LSIs	802
	Session 45: Verification and Synthesis Techniques (J.A. Darringer, Chairman)	
45.1	A Formal Method for Computer Design Verification	809
45.2	Formal Semantics for the Automated Derivation of Micro-Code	815
45.3	Logical Correctness by Construction	825
45.4	A Verification Technique for Hardware Designs	832

	Session 46: Recent Developments and Proposals (A.C. Parker, Chairman)	
46.1	Computer System Design Description	842
46.2	Top Down Design and Testablility of VLSI Circuits	851
46.3	An Interactive Logic Synthesis System Based upon Al Techniques N. Kawato, T. Uehara, S. Hirose, and T. Saito	858
46.4	A Language for a Scientific and Engineering Database System	865
<b>46.5</b>	A Design Methodology Based upon Symbolic Layout and Integrated CAD Tools	872
46.6	Optimim Placement of Two Rectangular Blocks	879
46.7	On Routing for Custom Integrated Circuits	887
46.8	On Routing Two-Point Nets Across a Channel	894
	Session 47: Process Characterization (L. Steinberg, Chairman)	
47.1	Measurements of a VLSI Design	903
47.2	Distributed Computation for Design Aids S. Y. Levy	909
Auti	or Index	917

## A SURVEY OF THE STATE-OF-THE-ART OF DESIGN AUTOMATION AN INVITED PRESENTATION

#### MELVIN A. BREUER

University of Southern California Department of Electrical Engineering Los Angeles, California 90007

This paper is a brief overview to an invited talk presented at the 19th Annual Conference on Design Automation. The work presented is based upon an extensive study of the status of industrial and government design automation systems applied to digital systems, with primary emphasis on digital cards and LSI circuits. A detailed summary of our finds can be found in [1]. The study covered 18 companies and government laboratories, including three in Japan and three in Europe.

A few of the more basic findings derived from this study are summarized below.

- Most DA systems consist of generic programs which communicate with one another via a common data base.
- Most DA system hardware consists primarily of large general-purpose CPUs with extensive use of commercial interactive graphics systems.
- About 50 percent of DA tools are developed by internal, corporate DA development groups.
- Logic design requires over 50 percent of the total design effort, yet few automated tools are used for this aspect of the design cycle.
- Architecture and RTL simulation is used extensively by designers of large mainframes, though the former activity is usually not considered part of design automation.
- Automated layout of PCBs and polycell and master-slice LSI chips is a welldeveloped, successful operation.
- Testing is one of the less-mature but most active areas of DA development.
- Little effort is being devoted to formal design verification; rather, designs are checked in an ad hoc fashion by simulation, by building prototypes, and by employing the "first built" machine.

Clearly industry and government laboratories have developed many effective DA tools to aid in the design of digital systems. Due in part to the lack of funds and in-house expertise, some companies make extensive use of vendor-supplied software. This leads to problems of system integration and hinders transmission of data from one process to another.

The use of several standard algorithms by most companies implies a lack of in-house research groups. This was confirmed by site visits to locations where almost all technical DA staff members were engaged in software development. Because of this situation, most companies are either not ready to deal with VLSI design problems or are very reluctant to discuss their present and planned efforts in VLSI. RTL design verification, layout, design for testability, and test generation must be strengthened if future DA systems are to take advantage of new technologies.

#### REFERENCE

[1] M.A. Breuer, A.D. Friedman & A. losupovicz, "A survey of the state of the art of design automation," *Computer*, October 1981, pp. 58-75.

19th Dosign Automation Conference

ROBOTICS: THE NEW AUTOMATION TOOL

by Harold R. Marcotte

Honeywell Defense Systems Division New Brighton, Minnesota

#### Abstract

Industrial robots have seen limited use by industries for over a decade but until the auto industry introduced robotics for spot welding applications in the late 60s the robot was not considered seriously. Now they are readily accepted throughout industry. The reasons for their current popularity are the rapidly increasing costs of labor and the seemingly declining productivity of todays workers. In addition, robots today are credited for additional product and quality improvements not seriously considered in the past. Benefits similar to those that have long been attributes associated with hard automation.

This paper looks at robotics from a users viewpoint and addresses some of the benefits and concerns attributable to their use. To this end, this paper will describe several applications that are currently used in production with results relative to production gains, side benefits and operator acceptance.

#### Introduction

It was in the automated assembly arena where robots were introduced in welding applications in the 1960s and early 1970s. This represented the total serious use of robotics. In fact, even today of all the robots used in the United States, nearly 40 percent are in the auto industry. Additionally, of all the robots in use less than five percent of these are used for assembling tasks. A recent study made jointly by the University of Michigan and the Society of Professional Engineers associated with the Robot Institute of America predicted that the trend is changing and the robots sold for assembly will increase to 25 percent of sales by 1990. (See Figure #1)

At Honeywell Defense Systems Division, high technology robots were first introduced to the assembly floor in 1981. To support and compliment the hard tooling concepts that had been in use since the 1960s. Their introduction coincides with current thinking of U.S. manufacturers that there is little question that the high technology robot is clearly contributing to improved productivity and quality and now must be considered as a viable automation tool. It is understood that




Figure 1

the manufacturer of today who pursue robotic technology will be in a position to improve their competitive edge through the improved quality gained by consistent task performance and the reduction of manufacturing costs realized that improve productivity.

#### Benefits of Robotics

Factors such as increased productivity improvements in quality and safety all must be considered as beneficial gains through robotics because in the final analysis these are the categories that when implemented establishes the manufacturer's competitive edge. Productivity improvements are phenomenal if a robot can be used for multiple shift operations, but even if single shift production is the norm, robots are effective. Robots are slow but because of their constant pace will normally out produce the efforts of man. human pace tends to be erratic and on a highly repetitive task tends to deteriorate as the work day progresses. In most instances, the use of a robot will result in significantly increased productivity over man.

The consistent cycling of the robot tends to improve quality and reduce scrap on those jobs where timing is a factor. Die cast tending with robotics is a good example of this. A uniform time that the die remains open between machine cycles result in a stable die temperature that improves component quality.

Operating a robot on a task that is viewed as undesirable by workers because it is either highly repetitive or difficult to accomplish also has economic advantages. These jobs tend to lead to poor workmanship, job absenteeism or high turnover of labor. All of these factors increase the cost of doing business.

A robot is an excellent assembly tool for applications where safety is a concerning factor. Instances where workers must be in relative close proximity to combustive or explosive materials, temperature extremes, excessively high noise or where it is difficult to comply with safety regulations because of stringent guarding are examples of places where robots may be the best method to comply with safety requirements.

#### Examples of Robotic Applications at Honewell DSD

The first robot installation in Honeywell's Defense Systems Division was the introduction of three PRAB model 4200 Industrial robots used for tending die cast presses. This is not a highly sophisticated application for robotics but the paybacks on this installation are excellent. Not only were two operators replaced but additional gains were made in quality of product and reduced maintenance. The reduced maintenance is the result of two conditions: 1) reduced mold repair because core pins and mold cavities retained their integrity longer because of temperature consistency and 2) the present operator who now tends three die cast presses has gained a sense of responsibility for the upkeep of the molding equipment. In this role, the press operator applies considerably more care in clearing jams and general upkeep resulting in less tool breakage.

The first high technology robot installed was a PUMA 500. It was installed to perform a material handling function in conjunction with an existing assembly machine. (See Figure #2)




Figure 2

In retrospect, this was an excellent installation choice for the first high technology robot because it required a simplictic robot end

effector, the software was easily performed and it established a demonstratable unit that assured management of benefits if this technology were pursued further. It is important to begin a new technology with a successfull application to convince management that this technological effort should continue.

The PUMA 500 project involved the installation of a robot to the exit track of existing machine that welded four gold plated leads to a dual cell reserved battery. The robot replaced the secondary operations of tinning these leads and placing the batteries in a degreasing tray. The robot picked up the end part of the eject track, double dipped the leads on both ends of the cell in a solder pot and placed the completed assembly in a wire degreasing basket in an established array. The welding machine cycle rate is seven seconds. The task required of the robot fit within this window so no degrading of the welding cycle was required. The robot has been in operation in a production environment for 10 months with only minimal down time attributable to the robot. The PUMA controller uses a computer based control language called VAL. This provides simplistic position sifting for placement of the components within the tray in the required positions.

Another robot project installed by Honeywell Defense Systems Division permitted a total automation for a bomblet production line. (See Figure #3)




Figure 3

Three hard automation machines were previously interconnected to a power driven conveyor system. This system terminated at the final machine on the line because the bomblets could not be automatically placed in the final machine nest by normal pick and place units nor could the final product be removed and placed in the segregated tray. Initial plans for this installation considered the use of an operator to perform these tasks. As the hard automation equipment improved in efficiency over time it became apparent that the load/unload

operator was the pacer on the line. Hard automation techniques could not be implemented because the cost of the infeed equipment was prohibitive and to place the bomblet in the segregated tray required a very complex X-Y motion to position the units in the prescribed array. To add to the complexity of the hard tooling was the extensive reach required to reach the existing trays.

An ASEA IRb-6 robot was chosen to perform both of these tasks. The ASEA was selected because of its weight lifting capacity of 6 kilograms or 13.2 pounds and a speed of 1.1 meters per second. Another reason for our selection of the ASEA was based on an engineering judgement of the mechanical strength and general construction of the robot. The cycle rate of this assembly system is 4.5 seconds and in that time the robot was required to pick up two parts from a conveyor. place them in a nest of an indexing machine, pick up two completed parts from the next two machine nests and place them in a prescribed array in a styrofoam tray. To accomplish this in 4.5 seconds required operating a robot at its top speed and eliminating the use of precision points wherever possible. These tasks could not be accomplished unless the robot chosen was fast and robust. At the time of this writing, this robot has been in production for four months. The 4.5 second cycle time of the automated assembly line was not changed with the addition of the robot. However, the total output per day has increased by 10 percent. Prior to installation of the robot, the operator did not fill every nest of the indexing machine and the machine was shut down for longer periods because the operator fatigue. Worker acceptance of this robot was not a concern because those that performed the load/unload function previously were very dissatisfied with the task.

#### Robot Comparisons

From the users viewpoint the following is a comparison only of those high technology robots that Honeywell Defense Systems have used. These are a PRAB Versatran, Cincinnati-Milacron T3, Unimate PUMA 500 and 600 and the ASEA IRb-6.

General categories such as velocity, repeatability, program storage, load capacity and physical size are all thoroughly covered in manufacturing publications and will not be covered in this paper. However, each robot has distinct characteristics that require consideration when robot selection is your task. Examples of these distinctions are as follows:

Controls. Each robot manufacturer uses a microcomputer for control but each uses different methodology relative to software. If the robot's use is experimental, the best supplier is Unimation. The Unimation controller and VAL language provides the user with the most comprehensive language and indifference to others the total capabilities of the controller are included in the original purhcase of the equipment. This

includes the ability to count, shift locations by software instructions and the use of multiple sub-routines based on flags or external signals etc. Of all control systems used by Honeywell to date, this one clearly provides the most options.

The Cincinnati-Milacron provides a rather complete control system as well but many control sequences must be purchased separately as options. These include options for repeating sequences, etc. Furthermore, each of these options fill up nonspecified program space and the more options purchased by the user leaves less program spaces available. In other words, if you do order optional control features, it is probably wise to order additional memory points as well. This controller includes a CRT. It displays the status of each program step. It can also display the position of each arm joint for reference.

The control provided with the ASEA robot is considerably simpler and quite compact. At first it seems to portray inadequate control but as the user works with the controller it is quite extensive in capabilities. However, programming is somewhat cumbersome. This unit does not include the CRT or copy facility or programming views so the operator must maintain his own written documentation for software debug.

The PRAB Versatran 600 microprocessor is the most simplistic of all units tested. It provides only the basic programming options. It is possible to skip a sequence with signal or call a subroutine but no other programming revisions are available other than the normal sequencing.

Work Windows. Each manufacturer of robots provides information relative to the units work range in their advertizing brochures. A word of caution, the user can be misled because in nearly every instance the task to be performed by the robot requires a restricted motion. For instance, most applications require that the center line of the robot hand start and end in the same relative position. That is either vertical or horizontal. The joint limitations on each robot restricts the motions with the end result being that the actual space limitation is somewhat less than their advertized work window. The robot suppliers rightly portray the reach extremes when the robot joints are lined in their optimum position. As noted above, it is rare that the user can utilize this optimum arm movements. This can be a serious problem if the user is not cognizant of this possible limitation and does not design accordingly.

Mechanical Construction. Each manufacturer lists the lifting capacity of their robot. This is the weight, including the hand, that a robot can accommodate and still maintain their advertized accuracies and repeatability with the arm fully extended. This lifting capacity becomes a factor of motor strength coupled with mechanical design. Robots that utilize the cylindrical configuration such as the PRAB high technology robot

list higher weight capacity than those that utilize the jointed arm type robot. This is possible because linear motions using rack and gear drives can be designed with greater rigidity than the rotary joints used in the jointed arm robots. The cylindrical configured robots have the disadvantage of getting effective utilization of more than three servo joints. The yaw and roll motions that provide the robot with almost human abilities are usually pneumatic on this type of a robot. That is the reason more robot manufacturers are turning to the jointed arm motions.


Hydraulic units use hydraulic rotary cylinders for elbow and wrist movements and these can provide the power to meet the lifting limits. The electrical servo units utilize two distinct systems. The PUMA direct drives each joint from a servo unit through couplings and drive shafts. Space limitations within the arm framework limit the servo and encoder size. Thus, the limit of five pounds on the model 500 and 600 robot. Many of the robots developed by overseas manufacture utilize belt crank motions on the servo joints so the servo drive and encoder units can be mounted on the base. Size constraints are thus lifted and consequently robots of this type typically have lifting capacities in excess of 20 pounds.


#### Future Plans at Honeywell in DSD

Robot manufacturers, academia and user research groups are earnestly pursuing artificial intelligence pursuits to increase the effectivity of robotics. It is felt that when the senses of sight and/or feeling become available the scope of robot applicability will be greatly enhanced.

Vision will permit the robot to pick up parts that have not been previously isolated or oriented. Tactile sensing will assist the robot react in real time to external forces such as true alignment of pins to holes or tightly palletizing units.

Honeywell Defense Systems is involved to some degree of both efforts. Current vision systems have a serious discrepancy that must be solved before "bin picking." Even partially oriented units can be realized. Efforts today by suppliers use centroid algorithms and perimeter dimensions to establish part recognition. The main obstacle with this concept is that these systems cannot distinguish overlapping or touching parts. For research this is not serious because it is easy to maintain separation by placement or by ropot actuation used to accomplish this separation. However, when the goal is to put a robot system into production, cycle times must be met and time for separating parts by making indiscriminate motions by a robot is not a viable methodology. Honeywell Defense System effort today is to work with the equipment available and keep current with the market so that when break throughs are made our staff will be prepared to take advantage of this state-of-the-art technology.





Paper 2.1 7