DIGITAL SYSTEM DESIGN

Barry Wilkinson

DIGITAL SYSTEM DESIGN

Barry Wilkinson

Department of Electrical and Electronic Engineering, Brighton Polytechnic, England



Englewood Cliffs, NJ London, Mexico New Delhi Rio de Janeiro Singapore Sydney Tokyo Toronto

TP 302,1

Library of Congress Cataloging in Publication Data

Wilkinson, Barry.

Digital system design.

Bibliography: p.

Includes index.

1. Digital electronics. I. Title.

TK7868.D5W46 1987

621.391'6

86-15141

ISBN 0-13-2142899

British Library Cataloguing in Publication Data

Wilkinson, Barry, 1947-

Digital system design.

1. Digital electronics

I. Title

621.3815'3

TK7868.D5

ISBN 0-13-214289-9 ISBN 0-13-214271-6 Pbk

(C) 1987 Prentice-Hall International (UK) Ltd

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of Prentice-Hall International (UK) Ltd.

For permission within the United States of America contact Prentice-Hall Inc., Englewood Cliffs, NJ 07632.

Prentice-Hall Inc., Englewood Cliffs, New Jersey
Prentice-Hall International (UK) Ltd, London
Prentice-Hall of Australia Pty Ltd, Sydney
Prentice-Hall Canada Inc., Toronto
Prentice-Hall Hispanoamericana S.A., Mexico
Prentice-Hall of India Private Ltd, New Delhi
Prentice-Hall of Japan Inc., Tokyo
Prentice-Hall of Southeast Asia Pte Ltd, Singapore
Editora Prentice-Hall do Brasil Ltda, Rio de Janeiro

Printed and bound in Great Britain for Prentice-Hall International (UK) Ltd, 66 Wood Lane End, Hemel Hempstead, Hertfordshire, HP2 4RG, at the University Press, Cambridge.

123459089888786

ISBN 0-13-214241-6 PBK

Preface

This book introduces the fundamental topics in digital system design, and is divided into three parts. Part 1 is devoted to logic design, and Part 2 is devoted to the components of a microprocessor system. Part 3 contains further aspects of digital system design and extends topics introduced in Part 1 and Part 2. Overall, the purpose of the book is to provide a broad but comprehensive coverage in concise chapters (seventeen in all).

Part 1 consists of Chaps. 1 to 5. Chapter 1 considers the basic topic of binary numbers and codes which are used in digital systems. Chapter 2 introduces Boolean variables, expressions and simplification methods including both the Karnaugh map method and Quine–McCluskey method. Chapter 3 describes the function of fundamental logic devices in which outputs depend upon present input values irrespective of any past values (i.e. combinational logic circuits). Logic devices in the TTL family are quoted as examples. Chapter 4 analyzes sequential logic circuits (whose outputs may depend upon past input values). The concept of a state diagram is introduced early in this chapter firstly to derive flip-flop logic circuits and subsequently for counters. Electronic circuit details of logic devices are separated into Chap. 5. This chapter could be omitted if electronic details are not required, though any essential electronic concepts are briefly explained where necessary.

Part 2 consists of Chaps. 6 to 11. Chapter 6 outlines the basic stored program concept embodied in computer and microprocessor systems. Various possible instruction formats are described. The general architecture of a microprocessor and a microprocessor system is then given. Assembly language programming aspects are outlined. It is normal practice to select a particular microprocessor for study, often an 8-bit microprocessor. Since the Z-80 microprocessor is perhaps the most widely used microprocessor, the Z-80 is selected in Chap. 7 for detailed study. The system configuration is presented including the components of a simple Z-80 system. Then, the instructions are described mostly by presenting a requirement first, rather than simply listing the instructions which can be found in the manufacturer's manual. However, a complete set of Z-80 instruction tables are given, showing valid source and destination operands as these tables are extremely useful. Chapter 8 outlines the 16-bit 68000 microprocessor, chosen because it is a popular 16-bit microprocessor and incorporates important techniques. Some differences in the assembly language notation are exposed. Valid source and destination operands of all 68000 instructions are given. Chapter 9 is devoted to semiconductor memory devices, as used in microprocessor systems and in computer systems generally. Chapter 10 deals with input/output circuits and operation, including interrupt and DMA operation. Chapter 11 is devoted to magnetic secondary memory (backing store)

found in microprocessor systems. All the major magnetic recording codes are described.

Part 3 begins with Chap. 12, a continuation of Chap. 4 on sequential circuit design, and includes both synchronous and asynchronous sequential circuit designs. This chapter could be studied immediately after Chap. 4, or could be omitted if the extra detail is not required. A particularly relevant section for microprocessor system design and other computer system design is on synchronizing asynchronous signals (section 12.2.4). Chapter 13 considers the design of a central processor. The concept of a register transfer notation is introduced and applied to a model of the Z-80 microprocessor. Microprogramming is explained, using the Am2901A and Am2910A devices in an example of a bit-slice microprogrammed system. Finally overlap and pipelining are described. Chapter 14 considers the system schemes that can be employed to manage the memory hierarchy in a computer system, including a microprocessor system. The chapter contains both primary-secondary memory management schemes and the use of cache memory between the processor and the primary memory. Chapter 15 describes multiprocessor system architectures, particularly the timeshared bus architecture as applied to microprocessor systems. In a final section, the dataflow architecture is presented in detail, as one alternative to traditional von-Neumann computers. Chapter 16 is a continuation of Chap. 5 and considers engineering aspects of creating a working system. Assessments of transmission line reflections, cross-talk and noise are presented. In Chap. 17, the reliability of a digital system is calculated. Tables giving the reliability of devices are included to enable the reliability of typical systems to be computed. Methods to increase the reliability are discussed.

Problems are set at the end of chapters (except Chap. 6). A Teacher's Manual

containing solutions to the problems is available from the publishers.

I am particularly grateful to have been able to undertake much of the work on the manuscript of this book at the College at New Paltz, State University of New York. I should also like to thank Mr. Glen Murray, Acquisitions Editor of Prentice-Hall International, for the support received throughout the preparation of this book.

Barry Wilkinson Brighton, England

About the Author

Barry Wilkinson gained a BSc degree (first class hons.) in Electrical Engineering from Salford University in 1969, and MSc and PhD degrees from Manchester University (Department of Computer Science) in 1971 and 1974 respectively. From 1969 to 1970, he worked on process control computer systems at Ferranti Ltd. In 1973, he was appointed a Lecturer in the Computer Centre at Aston University and moved to the Department of Electrical and Electronic Engineering at University College, Cardiff in 1976. He was appointed an Associate Professor at the College at New Paltz, State University of New York in 1983 and joined the Department of Electrical and Electronic Engineering, Brighton Polytechnic as Principal Lecturer in 1984. He is a senior member of the IEEE, a member of the IEE, a member of the BCS, and the co-author of Camputer Peripherals (1980).

Contents

	Pref Abo	ace ut the Author	xv xvii
PA	RТ	1 LOGIC DESIGN	
1	BI	NARY NUMBERS	3
	1.1	Number Systems	3
	1.2		4
		1.2.1 Conversion between binary and octal or hexadecimal numbers	4
		1.2.2 Conversion from decimal to binary/octal/hexadecimal/other	7
		1.2.3 Conversion from binary/octal/hexadecimal/other to decimal	9
	1.3	Binary Arithmetic	11
		1.3.1 Binary addition	11
		1.3.2 Binary subtraction and negative numbers	13
	1.4	1.3.3 Range of binary numbers	15
		Floating Point Numbers	16 18
		Binary Coded Decimal Numbers Alphanumeric Codes	20
	1.7	•	22
		Gray code	22
		olems	24
2	ВС	OOLEAN ALGEBRA AND MINIMIZATION	<u> 26</u>
	2.1	Boolean Variables	26
	2.2	Boolean Operators and Relationships	27
		2.2.1 NOT, AND and OR operators	27
		2.2.2 Basic relationships and laws	29
		2.2.3 NAND and NOR operators	31
		2.2.4 Exclusive-OR/NOR operators	32
		2.2.5 Logical devices	33
	2.3	Boolean Expressions	33
		2.3.1 Sum-of-product and product-of-sum expressions	33
		2.3.2 Conversion between canonical sum-of-product form and canonical	
	•	product-of-sum form	35
	2.4	Boolean Minimization	37
		2.4.1 Boolean minimization by algebraic means 2.4.2 Karnaugh map minimization method	38 39
		2.4.2 Karnaugh map minimization method 2.4.3 Quine–McCluskey minimization	39 46
	Dec	2.4.5 Quine-McCluskey minimization erences	50
•		olems	50
	110	/IVIII	50

3	C	OMBINATIONAL CIRCUIT DESIGN	52
	3.1	Combinational Circuits	52
	3.2	Combinational Circuit Function Implementation	52
		3.2.1 TTL logic circuit family	52
		3.2.2 Using AND, OR and NOT gates	53
		3.2.3 Using NAND gates	55
		3.2.4 Using NOR gates	56
		3.2.5 Mixed logic representation	57
		3.2.6 Multiple output combinational logic circuit design	58
		3.2.7 Iterative circuit design	60
		3.2.8 Gate timing parameters	62
		3.2.9 Race hazards in combinational circuits	63
	3.3	MSI Combinational Logic Circuit Parts	64
		3.3.1 Decoders/demultiplexers	65
		3.3.2 Data selectors/multiplexers	69
	•	3.3.3 Programmable logic arrays (PLAs)	74
		3.3.4 Read-only memories (ROMs)	77
	3.4	Binary Addition Circuits	79
		3.4.1 Half adder	80
		3.4.2 Full adder	80
		3.4.3 Parallel adder	. 83
		3.4.4 Carry-look-ahead adder	85
	3.5	· ·	90
		3.5.1 Binary multiplication	90
		3.5.2 Carry-save method	90
		3.5.3 Binary multiplication using iterative arrays	91
		3.5.4 Simultaneous multiplier	95
		3.5.5 Two's complement multipliers	96
	Ref	erences	97
	Prol	blems	97
4	SE	EQUENTIAL CIRCUIT DESIGN	100
	4.1	Synchronous and Asynchronous Sequential Circuits	100
	4.2		101
		4.2.1 <i>R</i> – <i>S</i> flip-flop	101
		4.2.2 <i>J-K</i> flip-flop	102
		4.2.3 D-type flip-flop	104
	4.3	Flip-flop Implementation	105
		4.3.1 Asynchronous R-S flip-flop implementation	105
		4.3.2 Synchronous R-S flip-flop implementation	109
		4.3.3 J-K flip-flop implementations	111
		4.3.4 D-type flip-flop implementation	117
		4.3.5 Timing considerations	117
		427 36 1 11 11 11	117
	4.4		120
	•••	4.4.1 Registers	120
		4.4.2 Shift registers	120

ntents			ix
	4.4.3	Generating control pulses using a shift register	123
	4.4.4		127
	4.4.5		129
	4.4.6		135
	4.4.7		139
	4.4.8		140
	Problems		143
5	LOGI	C CIRCUIT IMPLEMENTATION	146
-	5.1 Log	ic Gates	146
	5.1 Log.		146
•			146
		Diode AND gate	
		2 Diode OR gate	148
		olar Transistor Gates	149
		l Transistor in cut-off and saturated conditions	149
		2 Transistor NOT gate	151
		3 Diode-transistor-logic (DTL) gates	152
		4 Transistor-transistor-logic (TTL) gates	154
	5.3.	5 Open-collector TTL gates	157
	5.3.	6 Three-state TTL gates	158
	5.4 Hig	h-speed Logic Circuits	160
	5.4.	1 Schottky TTL	162
	5.4.		163
	5.5 Me	tal-oxide-semiconductor (MOS) Gates	166
		1 NMOS and PMOS	166
		2 CMOS	168
		e Operating Conditions	170
		1 Noise margins	170
		2 Fan-out	172
	5.6. 5.6.		173
			173
	Referenc		
	Problems	٠.	177
PA	RT 2	MICROPROCESSOR SYSTEM DESIGN	
6	COM SYST	PUTER AND MICROPROCESSOR EMS	183
	6.1 Sto	red Program Computer	183
	6.1		183
	6.1		187
		croprocessor System	193
		.1 General	193
		2 The microprocessor	194
		.3 Microprocessor fetch and execute cycles	199
		4 Bus	196
		.5 Bus information transfer techniques	199
	0.4	on numination dansier centriques	

いいのの

	Contents
6.3 Programming Aspects	20
6.3.1 Machine-language programming	20
6.3.2 Assembly-language programming	20
0.0.2 / Esteriory language programming	20
7 Z-80 MICROPROCESSOR	208
7.1 General	200
7.2 System Configuration	. 200
7.2.1 Bus signals	209
7.2.1 Dus signals 7.2.2 A simple Z–80 microprocessor system	20
7.2.2 77 simple 2—60 interoprocessor system 7.3 Instruction Addressing	21:
7.3.1 Immediate addressing	21.
7.3.2 Absolute addressing	21.
7.3.3 Register direct addressing	210
7.3.4 Indirect addressing	
7.4 Instructions	21'
7.4 Instructions 7.4.1 Load instructions	218
	21:
7.4.2 Arithmetic instructions	219
7.4.3 Logic instructions 7.4.4 Shift instructions	22
•	. 220
7.4.5 Jump instructions	229
7.4.6 Input/output	233
7.4.7 Subroutine instructions	230
7.5 Further Addressing Modes	238
7.5.1 Relative addressing	239
7.5.2 Index register addressing	243
7.5.3 Implied addressing	243
7.6 Further Instructions	24.
Reference	24
Problems	247
A (AAAA MIGDADDA GDAGAD	
8 68000 MICROPROCESSOR	249
8.1 General	24
8.2 System configuration	25
8.2.1 Memory organization	25
8.2.2 Bus	25
8.3 Instructions	25-
8.3.1 General	25
8.3.2 Addressing	25.
8.3.3 Move instructions	26
8.3.4 Arithmetic instructions	269
8.3.5 Logic instructions	26.
8.3.6 Shift and rotate instructions	26
8.3.7 Jumy instructions	26
8.3.8 Subroutine instructions	₹28
8.3.9 Input/output	27

	8.4 Further Addressing Modes	270
	8.4.1 Address register indirect with postincrement or predecrement	270
	8.4.2 Address register indirect with displacement	271
	8.4.3 Address register indirect with index	271
	8.4.4 Program counter with index	272
	8.4.5 Implied addressing	272
	8.5 Further Instructions	272
	8.5.1 Address register instructions	272
	8.5.2 Status register instructions	277
	References	280
	Problems	280
9	SEMICONDUCTOR PRIMARY MEMORY	
	DEVICES	281
	9.1 Memory Requirements	281
	9.2 Memory Organization	282
	9.3 Metal-oxide-semiconductor Random Access Memory	284
	9.3.1 Static MOS random access memory	285
	9.3.2 Dynamic MOS random access memory	286
	9.3.3 Memory signals	289
	9.3.4 Dynamic memory subsystem design	296
	9.4 Read-only Memory	300
	9.4.1 General	300
	9.4.2 Fixed read-only memory	300
	9.4.3 Programmable read-only memory	302 303
	9.4.4 Erasable programmable read-only memory References	303
	Problems	300
	TOOLERIS	307
10	INPUT/OUTPUT CIRCUITS AND	
	OPERATION	308
	10.1 General	308
	10.2 Input/Output Interfaces	309
	10.2.1 Parallel interface	309
	10.2.2 Serial interface	313
	10.2.3 Analog interface	320
	10.3 Interrupts	323
	10.3.1 Mechanism	323
	10.3.2 Finding the interrupt service routine	325
	10.3.3 Multiple interrupting devices	327
	10.3.4 Examples of interrupt schemes	330
	10.4 Direct Memory Access (DMA)	333
	10.4.1 Mechanism	333
	10.4.2 Processor–DMA controller signals	335 337
	References	337

11	MAGNETIC SECONDARY MEMORY	339
	111 Taxabasa	220
	11.1 Introduction	339
	11.2 Magnetic Recording	339
	11.2.1 Principles	339
	11.2.2 Vertical recording	342
	11.2.3 Recording codes	342
	11.2.4 Read/write circuitry	347
	11.3 Floppy Disk Storage Systems	350
	11.3.1 General	350
	11.3.2 Recording formats	352
	11.3.3 Drive and controller	354
	11.4 Winchester Disk Storage Systems	358
	11.5 Magnetic Tape Systems	359
	References	360
	Problems	361
	The same of the sa	
12	RT3 PURTHER ASPECTS OF DIGITAL SYSTEM DESIGN FORMAL SEQUENTIAL CIRCUIT DESIGN	365
	12.1 Synchronous Sequential Circuit Design	365
	12.1.1 General model	365
	12.1.2 Design procedure	366
	12.1.3 State minimization	376
	12.1.4 State assignment	380
	12.1.5 Incompletely specified systems	380
	12.2 Asynchronous Sequential Circuit Design	383
	12.2.1 Asynchronous circuit design difficulties	383
	12.2.2 Design procedure	386
	12.2.3 State minimization	390
	12.2.4 Pragmatic approach to asynchronous sequential circuit design	395
	References	397
	Problems	397
13	PROCESSOR DESIGN	399
	13.1 Internal Operation of Processor	399
	13.1.1 Fetch/execute cycles	399
	13.1.2 Z-80 timing signals	402
	13.1.3 Register transfer logic	404
	13.2 Control Unit Design	412
	13.2.1 Random logic design	412
	13.2.2 Microprogrammed design	41.
	12.2.2 Bis disconsistence of seconds	414

	•			
Contonto				xili
Contents		 	·	 AHI

	13.3 Overlap and Pipelining References	423 431
	Problems	431
14	MEMORY MANAGEMENT	433
	14.1 Primary-Secondary Memory Management	433
	14.1.1 Memory management schemes	433
	14.1.2 Paging system	434
	14.1.3 Replacement algorithms	436
	14.1.4 Segmented system	443
	14.1.5 Memory management units	447
•	14.2 Processor-Primary Memory Management	451
	14.2.1 Cache memory	451
	14.2.2 Mapping schemes	454
	14.2.3 Write mechanism and replacement policy	456
	References	458
	Problems	459
	MIN MIRROCRESCO CHEMPTER	
15	MULTIPROCESSOR SYSTEMS	460
:	15.1 General	460
	15.2 Time-shared Bus Architecture	462
	15.2.1 General	462
	15.2.2 Transferring control of the bus	466
		468
	15.2.3 Time-shared bus priority schemes	
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures	472
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture	472 472
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture	472 472 472
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections	472 472 472 475
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System	472 472 472 475 476
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes	468 472 472 472 475 476 476
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization	472 472 472 475 476 476
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers	472 472 472 475 476 476 476
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General	472 472 472 475 476 476 476 479
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers	472 472 475 476 476 476 479 479
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers 15.5.3 Dataflow system architecture – an example	472 472 475 476 476 476 479 479 480 484
	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers	472 472 475 476 476 476 479 479 480 484
16	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers 15.5.3 Dataflow system architecture – an example References Problems	472 472 472 475 476 476 476 479
<u>16</u>	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers 15.5.3 Dataflow system architecture – an example References Problems ENGINEERING ASPECTS	472 472 475 476 476 476 479 479 480 484 488
<u>16</u>	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers 15.5.3 Dataflow system architecture – an example References Problems ENGINEERING ASPECTS	472 472 472 475 476 476 479 479 480 484 488
<u>16</u>	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers 15.5.3 Dataflow system architecture – an example References Problems ENGINEERING ASPECTS 16.1 General 16.2 Transmission Line Reflections	472 472 472 475 476 476 479 479 480 484 488
<u>16</u>	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers 15.5.3 Dataflow system architecture – an example References Problems ENGINEERING ASPECTS 16.1 General 16.2 Transmission Line Reflections 16.2.1 Transmission lines	472 472 472 475 476 476 479 480 484 488 489 489
<u>16</u>	15.2.3 Time-shared bus priority schemes 15.3 Other Multiprocessor Architectures 15.3.1 Multiport memory architecture 15.3.2 Crossbar switch architecture 15.3.3 Restricted direct connections 15.4 Mapping a Problem onto a Multiprocessor System 15.4.1 Concurrent processes 15.4.2 Process data transfer and synchronization 15.5 Non-von Neumann Computers 15.5.1 General 15.5.2 Dataflow computers 15.5.3 Dataflow system architecture – an example References Problems ENGINEERING ASPECTS 16.1 General 16.2 Transmission Line Reflections	472 472 475 476 476 476 479 480 484 486 488

xiv		Contents
16.2.4 Meth	ods of reducing reflections	502
16.3 Cross-talk		503
16.4 Noise and D	ecoupling	506
References	•	510

Problems

Index

RELIABILITY	512
17.1 Definitions	512
17.1.1 Failure rate	512
17.1.2 Reliability	514
17.1.3 Mean time between failures	515
17.1.4 Non-constant failure rate	517
17.2 System Reliability	517
17.2.1 Probability of working and probability of failure	518
17.2.2 Series configuration	518
17.2.3 Parallel configuration	519
17.2.4 Reliability assessment	520
17.3 Reliability of Complex Systems	524
17.3.1 Using Bayes's probability theorem	525
17.3.2 Boolean truth table method and probability maps	528
17.3.3 Multiple modes of failure	531
17.4 Design of Reliable Systems	533
17.4.1 System, gate and component redundancy	533
17.4.2 System incorporating error detection and correction	537
References	542
Problems	542

PART 1

LOGIC DESIGN

Chapter 1	Binary Numbers 3	•
Chapter 2 Chapter 3	Boolean Algebra and Minimization Combinational Circuit Design 52	26
Chapter 4	Sequential Circuit Design 100	
Chapter 5	Logic Circuit Implementation 146	

Binary Numbers

1.1 NUMBER SYSTEMS

When a number such as:

259

is written, it is generally taken to mean:

$$2 \times 10^2 + 5 \times 10^1 + 9 \times 10^0$$

i.e. two hundreds plus five tens plus nine units. In this number system, the decimal number system, there are ten different characters or digits 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9 and the position of each digit indicates the power of ten to multiply the value represented by the digit. Formally, the number is defined as:

$$(a_n a_{n-1}, \cdots a_1, a_0)_b = a_n b^n + a_{n-1} b^{n-1} + \cdots a_1 b^1 + a_0 b^0$$

where a_n is the digit in position n and b is the base, ten in this case. Fractions are simply an extension of the above, i.e.

$$(0.145)_{10} = 1 \times 10^{-1} + 4 \times 10^{-2} + 5 \times 10^{-3}$$

Formally a number including a fractional part is defined as:

$$(a_n, \dots a_1, a_0.a_{-1}, \dots a_{-m})_b = a_n b^n + \dots a_1 b^1 + a_0 b^0 + a_{-1} b^{-1} + \dots a_{-m} b^{-m}$$

The subscript 10 is introduced to indicate that the base is 10, i.e. a decimal number. Using the base ten is only one possibility of this form of number representation. Whatever value we choose for b, there needs to be the same number of different symbols for the digits. For example, if b=8, there need to be eight different digit symbols. The number system using the base 8 is known as the *octal* number system. The eight symbols used are 0, 1, 2, 3, 4, 5, 6 and 7. In the octal number system, the number:

 $(257)_8$

would equal

$$2\times8^2+5\times8^1+7\times8^0$$

or

$$2 \times 64 + 5 \times 8 + 7 \times 1 = (175)_{10}$$