PROCEEDINGS



13-16 SEPTEMBER, 1998 HYATT REGENCY HOTEL ROCHESTER, NEW YORK



Networking the World™

98TH8372

PROCEEDINGS



Mark E. Schrader
Eastman Kodak Company

Ramalingam Sridhar
The State University of New York at Buffalo

Thomas Buechner

IBM Boeblingen Development Lab, Germany

Paul P.K. Lee Eastman Kodak Company



98TH8372

1998 Proceedings Eleventh Annual IEEE International ASIC Conference

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to the IEEE Copyright Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 1998 by The Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog Number: 98TH8372 (softbound)

ISBN Softbound: 0-7803-4980-6 ISBN Microfiche: 0-7803-4981-4

ISSN: 1063-0988

Additional copies of this publication are available from

IEEE Operations Center P.O. Box 1331 445 Hoes Lane Piscataway, NJ 08855-1331 USA

1-800-678-IEEE 1-732-981-1393 1-732-981-9667 (FAX) 833-233 (Telex)

email: customer.service@ieee.org

Welcome to ASIC '98

1998 IEEE International ASIC Conference

Welcome to the 11th Annual IEEE International ASIC Conference and Exhibit. The program committee is proud to offer an outstanding agenda with 11 technical paper sessions, five workshops, three distinguished speakers, and one Panel Discussion.

The paper sessions offer the latest ASIC designs and the most recent advances in both ASIC technology and design methodology from the best engineers and researchers in the international ASIC community.

The Keynote Speaker is Raul Camposano, Chief Technical Officer, Senior Vice President and General Manager of the Design Tools Group of Synopsys Corporation. The title of his speech is "Design Technology for System on a Chip."

The Tuesday luncheon presentation is "Silicon Intellectual Property: The Passport to System-on-a-Chip." This talk is presented by Vic Kulkarni, Head of Operations for Galax!, a subsidiary of Avant! Corporation. Galax! is in the business of silicon intellectual property and IC design solutions. We continue this conversation on Tuesday evening with our panel discussion, "Intellectual Property Companies – A Key Industry Megatrend for 2002."

The ASIC'98 banquet takes place on Monday night. The banquet speech is titles "NASA Mars Rovers & Orbiters: Imaging the Geologic History of the Red Planes," by James Bell. Dr. Bell is on the faculty of the Cornell University Astronomy Department and Center for Radiophysics and Space Research. He is also a member of several current NASA Teams, including the pathfinder Science Team, Mars Surveyor '98 Orbiter Team, and the Athena Mars 2001 Rover Mission Team.

These talks present the latest work from the cutting edge in three important areas: ASIC technology development (ULSI), the design of the ASIC business (intellectual property companies) and ASIC applications (space exploration).

On Sunday, September 13, five carefully selected workshops provide in-depth coverage in new areas of interest to ASIC designers. They were selected specifically to contribute to the ASIC designer's ability to stay both effective and innovative in the face of changing engineering demands.

We thank our distinguished speakers, the authors of our technical papers, our workshop presenters, and the panelists for contributing their time, their knowledge, and their talent. We thank the ASIC'98 Technical Committee, ASIC'98 Organizing Committee, and the ASIC'98 Steering Committee for the tireless dedication to continually improving the quality of this event. We thank IEEE Travel & Conference Management Services for their partnership and attention to detail. And finally, we thank our attendees, for helping us all make ASIC'98 a valuable contribution to the greater ASIC Community.

Sincerely,

P.R. Mukund, Steering Committee Chair Mark Schrader, General Chair Ramalingham Sridhar, Technical Program Co-Chair Tom Buechner, Technical Program Co-Chair

ORGANIZING COMMITTEE

Conference Chair Mark E. Schrader, Eastman Kodak Company

Technical Program Co-Chair Ramalingam Sridhar, SUNY at Buffalo

Technical Program Co-Chair Tom Buechner, IBM Boeblingen Development Lab, Germany

Worshops Chair Cherrice Traver, Union College

Publicity Chair Kenneth W. Hsu, Rochester Institute of Technology

Publications Chair Paul P. K. Lee, Eastman Kodak Company

Local Arrangements Thomas P. Szumla, Eastman Kodak Company

Secretary Albert H. Titus, Rochester Institute of Technology

Treasurer Kerry E. van Isegham, LSI Logic Corporation

European Representative Alfred Eder, Fachhochschule Augsbug, Germany

STEERING COMMITTEE

Chair P. R. Mukund, Rochester Institute of Technology

Members James D. Meindl, Georgia Institute of Technology

Mark E. Schrader, Eastman Kodak Company

Ramalingam Sridhar, SUNY at Buffalo

Tom Buechner, IBM Boeblingen Development Lab, Germany

William A. Cook, Xerox Corporation

Paul P. K. Lee, Eastman Kodak Company

Sannasi Ramanan, Rochester Institute of Technology

TECHNICAL COMMITTEE

Michael J. Alexander, Washington State Ramaswamy Krishnan, AT&T Wireless University Services Robert Landers, Texas Instruments Constantine Anagnostopoulos, Eastman Kodak Company Hyun Lee, Lucent Technologies Richard J. Auletta, University of Colorado at Paul Lee, Eastman Kodak Company Denver Shih-Lien Lu, Oregon State University James A. Barby, University of Waterloo James Meindl, Georgia Institute of Dave Braverman, NEC Electronics Technology Thomas Buechner, IBM Boeblingen Vasily Moshnyaga, Fukuoka University, Japan Development Lab, Germany P.R. Mukund, Rochester Institute Technocolgy Jo Dale Carothers, The University of Arizona Sudhakar Muddu, Silicon Graphics Morris Chang, Illinois Institute of Technology Katsu Nakamura, Analog Devices, Inc. Howard H. Chen, IBM Sanjiv Narayan, Ambit Design Systems Mely Chen Chi, Industrial Technology Research Institute, Taiwan Sanjay Rajan, Harris Corporation John Chickanosky, IBM Microelectronics Gabriel Robins, University of Virginia William Cook, Xerox Corporation Emiho OLIAS RUIZ, Escuela Politecnica Robert Daasch, Portland State University Superior - Univ. Carlos III T. Raju Damarla, US Army Research Christopher A. Ryan, Texas Instruments Inc. Laboratory Katsuro Sasaki, Hitachi, Japan Alfred Eder, Fachhochschule Augsburg, Mark Schrader, Eastman Kodak Company Germany Nanjunda Shastry, 3Com Corporation David England, Intel Corporation Mani Soma, University of Washington Eby G. Friedman, University of Rochester Ramalingam Sridhar, SUNY at Buffalo Robert. C. Frye, AT&T Bell Laboratories Shyang-Tai Su, Hewlett-Packard Company Thad Gabara, Lucent Technologies Myung Hoon Sunwoo, Ajou University, Korea Mike Gaboury, Rosemount Inc. Mourad Bushra Takla, Lucent Technologies Masao Hotta, Hitachi Ltd., Japan Albert H. Titus, Rochester Institute of Ken Hsu, Rochester Institute of Technology Technology Richard A. Hull, Xerox Corporation Cherrice Traver, Union College Mr. Robert Inkol, Defence Research Establishment, Ottawa Kerry Van Iseghem, LSI Logic Gershon Kedem, Duke University Duen-Jeng Wang, Cadence Design Systems Ram K. Krishnmurthy, Intel Corporation Yuk Yung, Fujitsu Microelectronics, Inc.

ASIC '98 Technical Committee Group Photo



Back Row: (Right to Left)

Duen-Jeng Wang, Kerry Van Iseghem, Dave Braverman, Jim Barby, Robert Frye, Sudhakar Muddu, John Chickanosky, Richard J. Auletta


Middle Row: (Right to Left)

David England, Mike Gaboury, Chris Ryan, Gershon Kedem, Howard Chen, Hyun Lee

Front Row: (Right to Left)

Thad Gabara, Cherrice Traver, Ramalingam Sridhar, Mark Schrader, Thomas Buechner, Nanjunda Shastry, P.R. Mukund

Keynote Address



"Design Technology for System on a Chip"

Dr. Raul Camposano Chief Technical Officer Senior Vice President & General Manager Design Tools Group Synopsys Inc. 700 East Middlefield Road Mountain View, CA 94043


Biography

A specialist in behavioral synthesis and embedded system design, Dr. Raul Camposano is Vice President of Engineering for the Design Tools Group of Synopsys. Previously he was General Manager of Design Planning and Director of Design Environment, R&D, at Synopsys since 1993. Prior to joining Synopsys, he concurrently served as the institute director for the German National Research Center for Computer Science (GMD), and professor in the department of computer science at the University of Paderborn, Germany. Between 1986 and 1991, Dr. Camposano led the project on high-level synthesis at the IBM T.J. Watson Research Center. He was also a member of the research staff at the Computer Science Research Laboratory at the University of Karlsruhe.

Dr. Camposano received his B.S.E.E. degree in 1977 and the diploma in electrical engineering in 1978 from the University of Chile, and his Ph.D. in computer science from the University of Karlsruhe in 1981. Active in the EDA professional community, Dr. Camposano serves on various technical program committees and editorial boards worldwide, and has been awarded many accolades and honors for his contributions to the design automation of digital systems.

An active author, Dr. Camposano has written and co-authored three books and a myriad of technical papers on design automation for both academia and industry.

Luncheon Address



"Silicon Intellectual Property: The Passport to System-on-a-Chip"


Vic Kulkarni Galax!, Inc. 46871 Bayside Parkway Fremont, CA 94538

This luncheon speech will address the challenges of reducing the design gap which exists between manufacturing and design tools capabilities today. The design paradigm has changed from gate delay-driven, top-down methodology to interconnect-driven design methodology. Multiple independent teams are now developing design blocks in different parts of the world and sometimes in separate corporate boundaries to make successful systems in silicon. In this luncheon address, technical, business and legal issues in creating a system-on-a-chip will be examined and Galax!'s experience in setting course for a successful "chipless IC company" will be shared by the speaker.

Biography

Vic Kulkarni has over 21 years of experience in the semiconductor and EDA industry. He has held various engineering and marketing management positions with National, Fairchild, VLSI Technology and Avant! corporation. His background includes CMOS logic and A/D converter design, gate arrays and cell-based IC design, strategic and product marketing of EDA tools ranging from device modeling, circuit simulation, synthesis to physical design tools for deep-submicron technologies. He is currently Head of Operations for Galax!, a subsidiary of Avant! Corporation dedicated to silicon intellectual property and IC design solutions.

Banquet Address



"NASA Mars Rovers and Orbiters: Imaging the Geologic History of the Red Planet"

Dr. James F. Bell, III Cornell University Department of Astronomy Center for Radiophysics and Space Research Ithaca, NY 14853

Jim Bell, an astronomer and planetary scientist from Cornell University and a member of the Imaging Team for the NASA Mars Pathfinder mission, will speak on the latest results obtained from the Mars spacecraft rover and orbiter missions, plus future plans to explore Mars using a Cornell-led rover in 2002. Dr. Bell's particular focus is on multispectral imaging and spectroscopy, and he will discuss some of the specific imaging and sensor recuirements of these missions, from the science perspective. He and other colleagues on the NASA Mars mission teams are attempting to use spacecraft data to determine the chemical and mineralogical composition of the planet's rocks and soils. These results, plus results from previous studies, are being used to determine whether the climate of Mars in the distant past (when the rocks and soils were first formed) was, as hypothesized by some scientists, much "warmer and wetter" than it is today. Was early Mars a more Earthlike planet? If so, what happened to all of the water? And what are the implications for the possibility of life on Mars?

Biography

Dr. Bell is an Assistant Professor in the Cornell University Astronomy Department. He received his B.S. from Caltech and his Ph.D. from the University of Hawaii, performing research on Mars surface mineralogy and climate variations using infrared and optical telescopes at Mauna Kea Observatory. He spent 3 years as a National Research Council postdoctoral research fellow at NASA's Ames Research Center in California prior to coming to Cornell. In addition to the Pathfinder science team, he is also a member of the imaging teams of the NASA Near Earth Asteroid Rendezvous (NEAR) mission, the Mars Surveyor '98 orbiter investigation, and Cornell's CONTOUR Comet Flyby mission and Athena Mars 2001 Rover mission.

Table of Contents

Welcome to ASIC '98
Organizing Committee
Technical Program Committee
Technical Program Committee Group Photo
Keynote Address - Raul Composano, Synopsys, Inc
Luncheon Address - Vic Kulkarni, Galax! Inc.
Banquet Address - James F. Bell, III, Cornell University, Department of Astronomy
Session MP1: ASIC Applications
Session Summary: Gershon Kedem, Chair
Single-Chip Implementation of a 32-bit Microcontroller for Motor Drive
HIPCrypto: A High Performance VLSI Cryptographic Chip
Designing A Java Microprocessor Core Using FPGA Technology
Development of Mitsubishi Precision Scale Controller
The Memory Structure of ATLAS I, a High Performance, 16x16 ATM Switch Supporting Back Pressure
Neural ASIC Controller for PWM Power Systems
Session MP2: Analog and Mixed-Signal
Session Summary: Mike Gaboury, Chair
Invited Paper - Substrate Noise in Mixed Signal Circuits: Two Case Studies
PLL Center-Frequency Tuning Using Floating-Gates
A Low Distortion Linear-Tunable Continuous-Time 488 kHz Fifth-Order Bessel Filter
A 10-Bit 20-Msample/s ADC for Low-Power and Low Voltage Applications
A 10b 20 Msample/s 28mW CMOS ADC in ASIC Process
A Sixth-Order CMOS Sigma-Delta Modulator
A Non-Linear Integrator Model Used to Design a Robust 16-bit,

Session MP3: Design for Test

Session Summary: Raju Damarla, Chair
Automated Synthesis of Multiple-Sequence Test Generator Using 2-D LFSR
Integrated Scheduling and Allocation of High-Level Test Synthesis
Design and Test of a CMOS Low-Power Mixed-Analog/Digital ASIC
Current-Testable High-Frequency CMOS Operational Amplifiers
Session TA1: Low Power
Session Summary: Kerry Vanlseghem, Chair
Low-Power High-Speed 1-V LSI Using A 0.25-µm MTCMOS/SIMOX Technique
Ultra Low-Voltage Current Mirrors and Pseudo Differential Pairs
A Novel Scheduling-Based CAD Methodology for Exploring the
Design of Standard Cells Used in Low Power ASIC's Exploiting the
A Low Power Transregional MOSFET Model for Complete Power-Delay
The Improvement of Conditional Sum Adder for Low Power Applications
Low Power Design for Speech Codec
A µWatt Postage Stamp PC
Session TA2: Novel Devices and Circuits
Session Summary: John Chickanosky, Chair
Design of a Slew Rate Controlled Output Buffer
Analysis and Experimental Results of a CVTL Buffer Design
Circuit Techniques for High Speed and Low-Power Multi-Port SRAMS
A New Current-Mode Sense Amplifier for Low-Voltage Low-Power SRAM Design

Self-timed Refreshing Approach for Dynamic Memories
Threshold Voltage Roll-Off Model for Low Power Bulk Accumulation MOSFETs
Session TP1: ASIC CAD Applications and Algorithms
Session Summary: Richard J. Auletta, Chair
Invited Paper – The Challenge of High-Performance, Deep Submicron Design
800K Gates of Random Logic in 4 Months: Discussion of Design
Implementation and Trade-offs of a DCT Architecture Using High-Level Synthesis
A Proven Embedded DRAM Compiler for Deep Submicron Logic
Dynamic Circuit Synthesis Using the Owens Tool Set
Architectural Level Hierarchical Power Estimation of Control Units
Incremental Routing in FPGAs
Bipartitioning Circuits using TABU Search
Relaxed Partitioning Balance Constraints in Top-Down Placement
A Practical Interconnect Driven ASIC Design Procedure
Session TP2: ASIC Architectures
Session Summary: Cherrice Traver, Chair
A 440MHz 16 Bit Counter in CMOS Standard Cells
Timing Optimization for Testable Convergent Tree Adders
Efficient High-Speed CIC Decimation Filter
A Novel Monolithic Isolator for a Communications Network Interface IC
Self-Tested Self-Synchronization by a Two-Phase Input Port

Session TP3: Reusable Architectures and Intellectual Property

Session Summary: Ram Krishnamurthy, Chair
VHDL Design of Embedded Processor Cores: the Industry-Standard
Methodology for Process Portable Hard IP Block Creation Using Cell Based Array Architecture 27 Runip Gopisetty, Kirk Hsu and Abhijit Chakankar
Datapath Library Reuse in the Design of a High Performance Floating Point Unit
Modular Realization of Threshold Logic Gates for High-Performance
Session WA1: Simulation and Modeling for High Level Design
Session Summary: James Barby, Chair
System Level Interconnect Power Modeling
A VHDL-Based Simulation Methodology for Estimating Switching
Cycle-Based Simulation on Loosely-Coupled Systems
QPSK Demodulator Using the Methodology of Automated System-Level ASIC Design
Session WA2: Digital Signal Processing and Image Processing (DSP)
Session Summary: Yuk Yung, Chair313
A Versatile and Scaleable MIMD Architecture for Studio Quality Motion Estimation
A Single Chip Video Coding System With Embedded DRAM
A Flexible Pipelined Image Processor
Digital Design of Discrete Wavelet Transform for MPEG-4
A New VLSI-Oriented FFT Algorithm and Implementation
Improved Subtractive Division Algorithm343 Martin Langhammer
A Customizable DSP for DMT-Based ADSL Modem
A Phase-Coherent Numerically Controlled Oscillator Based on Pipeline Architecture

Session WP1: High Performance Circuits

Session Summary: Sudhakar Muddu, Chair
A Voltage-Regulated Static Keeper Technique for High-Performance ASICs
A High Speed CMOS Buffer for Driving Large Capacitive Loads in Digital ASICs
Optimum Repeater Insertion Based on a CMOS Delay Model for ON-Chip RLC Interconnect
Optimizing RC Tree Delay in High Speed ASICs Through Repeater Insertion
Session WP2: MEMS/CMOS Integration and Image Sensors
Session Summary: Paul Lee, Chair
Integration of MEMS into an ASIC Design Methodology
Image Sensors in Industrial/Machine Vision Applications
CMOS Based Sensors and Actuators
A Temperature Compensation Subsystem for an IMEMS CMOS Pressure Sensor
A Low Noise Cryogenic CMOS Preamplifier for High Critical Temperature
An All CMOS Foveal Image Sensor Chip
Tutorial Workshops
Summary: Cherrice Traver, Chair
Core Based Design of Systems on a Chip
Formal Hardware Verification: A User's View Summary418 Farhad Mavaddat
Designing Real-Life Applications Using Synopsys Behavioral Compiler
Design of Integrated Systems Including MEMS and ASICs420 John R. Gilbert, Stephen F. Bart and Bart Romanowicz
Deep Sub-Micron Interconnect Modeling and Analysis for Performance and Reliability
Author Index

SESSION MP1 ASIC Applications	1
SESSION MP2 Analog and Mixed Signal	35
SESSION MP3 Design for Test	73
SESSION TA1 Low Power	101
SESSION TA2 Novel Devices and Circuits	145
SESSION TP1 ASIC CAD Applications and Algorithms	181
SESSION TP2 ASIC Architectures	239
SESSION TP3 Reusable Architectures and Intellectual Property	263
SESSION WA1 Simulation and Modeling for High Level Design	287
SESSION WA2 Digital Signal Processing and Image Processing (DSP)	313
SESSION WP1 High Performance Circuits	359
SESSION WP2 MEMS/CMOS Integration and Image Sensors	381
Tutorial Workshops	415

Session MP1

ASIC Applications

Session Chair: Gershon Kedem, Duke University, Durham NC Session Co-chair: David Braverman, NEC Electronics, Rochester NY

Session Summary

We find ASIC technology in a wide variety of demanding applications where high performance, low power, small weight or low parts count is a driving factor in design.

This session has six papers describing a wide set of diverse applications. We begin with three papers describing ASICs for industrial applications. The first paper describes a precision scale controller that increases position resolution by an order of magnitude over existing methodologies. The second paper describes a 32 bit embedded SPARC microcontroller designed for high performance motor control. The third paper details the utilization of a compact neural net design for precisely controlling electrical motor current.

The forth paper describes FPGA implementation of a Java processor designed to speed up applications written in the popular Java programming language. The FPGA implementation is flexible, allowing the update of the processor design as the Java specification evolves.

The fifth paper describes the memory architecture of a high performance reconfigurable ATM switch supporting advanced features such as backpressure.

The sixth paper describes an ASIC implementation of the IDEA encryption algorithm. The authors describe an implementation that takes advantage of both temporal and spatial parallelism available in the IDEA algorithm. The HiPCrypto ASIC can encrypt/decrypt data at rates of up to 4.4 Gbps.