PROCESSES, PROPERTIES AND INTERFACES









Proceedings

Chateau Elan, Braselton, Georgia March 6-8, 2000

SPONSORED BY:

International Microelectronics And Packaging Society (IMAPS)
IEEE - Component Packaging and Manufacturing Technology (CPMT)
Georgia Institute of Technology (PRC)

OTHER PARTICIPATING SOCIETIES:

American Society of Metals The American Ceramic Society Society of Plastics Engineers Materials Research Society

GENERAL CHAIR:

C.P. Wong
Georgia Institute of Technology

TECHNICAL CHAIRS:

Philip Garrou

Dow Chemical Comapny

James E. Morris

SUNY Binghamton

REPRESENTATIVES FROM EUROPE:

Hebert Reichl, Germany Peter Barnwell, UK Peter Van Daele, Belgium

REPRESENTATIVES FROM THE FAR EAST:

Albert Lin, Taiwan Chung Yoon, Korea Sei-Ichi Denda, Japan



Proceedings

International Symposium on Advanced Packaging Materials

Processes, Properties and Interfaces

Chateau Elan, Braselton, Georgia March 6-8, 2000

Co-sponsored by:

International Microelectronics And Packaging Society (IMAPS)
IEEE Components, Packaging, and Manufacturing Technology (CPMT)
Georgia Institute of Technology, Packaging Research Center (PRC)

Participating Societies:
American Society of Metals
The American Ceramic Society
Society of Plastics Engineers
Materials Research Society

General Chair: C.P. Wong, Georgia Institute of Technology

Technical Chairs:
Philip Garrou, Dow Chemical Company
James E. Morris, SUNY Binghamton

Representatives from Europe:
Herb Reichl, Germany
Peter Barnwell, UK
Peter Van Daele, Belgium

Representatives from the Far East:
Albert Lin, Taiwan
Chung Yoon, Korea
Sei-Ichi Denda, Japan

Assembled and Edited
by the
Technical Program Committee
and the
IMAPS Staff

2000 Proceedings International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces

Additional copies of this Proceedings may be purchased from:

IMAPS
1850 Centennial Park Drive
Suite 105
Reston, VA 20191-1517 U.S.A.
Tel: 888-GO-IMAPS or 703-758-1060; Fax: 703-758-1066
E-mail: IMAPS@imaps.org

or

IEEE Service Center 445 Hoes Lane Piscataway, NJ 08855-1331 U.S.A. Tel: 732-981-0060 or 800-678-IEEE

Refer to IEEE Catalog Number: 00TH8507 ISBN: 0-930815-59-9 (softbound)

1999 Best Paper of Session

Adhesives (Chairs: Tong/Liu)

CONDUCTIVITY MECHANISMS OF ISOTROPIC CONDUCTIVE ADHESIVES (ICAs)

Daoqiang Lu, C.P. Wong, Georgia Institute of Technology; Quinn K. Tong, National Starch and Chemical Company

Mechanics of Materials (Chairs: Sitaraman/Im)

MULTI-LAYERED STRUCTURE: ADHESIVE SELECTION AND PROCESS MECHANICS

Suresh Sitaraman, S. Manjula, V. Sundararaman, C.P. Wong, J. Wu, R. T. Pike, Georgia Institute of Technology

Underfill & Encapsulants (Chairs: Gilleo/Lehman)

UNDERFILL ADHESION TO CYCLOTENE™ (BCB) DIELECTRICS

Dan M. Scheck, P. Garrou, J. Im, G. Meyers, D. Hawn, Dow Chemical, MCNC; M Vincent, J. Wu, C.P. Wong, Georgia Institute of Technology

Process Control (Chairs: May/Pearson)

DEVELOPMENT AND APPLICATION BY INK-JET PRINTING OF ADVANCED PACKAGING MATERIALS

Donald J. Hayes, Michael E. Grove, W. Royall Cox, MicroFab Technologies, Inc.

Thermal Management (Chairs: Knudsen/Malshe)

THERMAL ENGINEERING OF ELECTRONICS PACKAGES USING CVD DIAMOND

Philip M. Fabis, Norton Company

Modeling & Simulation (Chairs: Schubert / Chanchani)

ELECTRICAL AND MECHANICAL MODELING OF EMBEDDED CAPACITORS

Yang Rao, C.P. Wong, Jianmin Qu, Georgia Institute of Technology

Integrated Passives (Chairs: Harvey/Lenihan)

INTEGRATION OF NICR RESISTORS IN A MULTILAYER CU/BCB WIRING SYSTEM

Michael J. Toepper, K. Scherpinski, F. Krause, K. Halser, R. Hahn, O. Ehrmann, H. Reichl, TUB / Fraunhofer IZM

High Density Substrates & Packaging (Chairs: McKerron/Toepper)

MCM-D/C PACKAGING SOLUTION FOR IBM LATEST S/390 SERVERS

Eric Perfecto, Ronald Shields, Mathias Jeanneret, Ashwani Malhotra, Dale McHerron, IBM Microelectronics

CSP (Chairs: Elenius/Badihi)

SUPER CSP¹³: WLCSP SOLUTION FOR MEMORY AND SYSTEM LSI

Toshio Hamano, Fujitsu Microelectronics, Inc.; Toshimi Kawahara, Jun-ichi Kasai, Fujitsu Ltd.

Flip Chip Bumping (Chairs Freat/Williams)

RELIABILITY OF ELECTROLESS NICKEL FOR HIGH TEMPERATURE APPLICATIONS

Sabine Anhock, Andreas Ostmann, Technical University of Berlin; Herbert Reichl, Hermann Oppermann, Rolf Aschenbrenner, Fraunhofer Institute for Reliability & Microintegration IZM

Best Paper of Session (continued)

Poster Papers (Chair: Qu) CONDUCTIVE POLYMER COMPOSITES WITH POSITIVE TEMPERATURE COEFFICIENT Shijian Luo, C.P. Wong, Georgia Institute of Technology

SMART TOOLING FOR ASSEMBLY OF THIN FLEXIBLE SYSTEMS Ruijun Chen, Daniel Baldwin, Georgia Institute of Technology

ADHESION STUDIES OF MODEL EPOXY SYSTEMS AND COMMERCIAL UNDERFILL RESINS
R. A. Pearson, P. Komnopad, Lehigh University

Monday, March 6

CONTINENTAL BREAKFAST 7 AM - 8 AM

REGISTRATION 7 AM - 5:30 PM

Session 1:

ADHESIVES

8AM - 10:05AM
Session Chairs:
Quinn Tong, National Starch and Chemical Company
Johan Liu, IVF

- 001 Materials and Process Technology: Materials Richard H. Estes, Polymer Flip Chip Corporation
- 007 Development of Conductive Adhesives Filled with Low-melting-point Alloy Filters Daoqiang Lu, C.P. Wong, Georgia Institute of Technology
- Ol4 Advancing Materials using Interfacial Process and Reliability Simulations on the Molecular Level N. E. Iwamoto, Honeywell
- Novel Conductive Adhesives with Stable Conductivity and High Impact Resistance
 Quinn K. Tong, Eric Zhang, National Starch and Chemical Company; Gerald Fredrickson, Roseann Schultz,
 Emerson and Cuming Specialty Polymers
- O24 Conductive Adhesives for Solder Replacement in Electronic Packaging Daoqiang Lu, C.P. Wong, Georgia Institute of Technology

Break: 10:05 am - 10:25 am

Session 2: Integrated Passives

10:25AM-11:40AM
Session Chairs:
James Young, Intarsia Corporation
Timothy Lenihan, Sheldahl, Inc.

- High Dielectric Constant Polymer-ceramic Composite for Embedded Capacitor Application Yang Rao, S. Ogitani, Paul Kohl, C.P. Wong, Georgia Institute of Technology
- O38 Materials Options for Dielectrics in Integrated Capacitors Richard Ulrich, Len Schaper, University of Arkansas, HiDEC
- O44 Self-consistent Model for Dielectric Constant Prediction of Polymer-ceramic Composite Yang Rao, Jianmin Qu, C.P. Wong, Georgia Institute of Technology; Tom Marinis, Draper Laboratory

LUNCH: NOON - 1PM

Session 3: Underfill

1:30pm - 3:35pm Session Chairs:

Daniel Baldwin, Georgia Institute of Technology Ray Pearson, Lehigh University

- Reliability Investigations of FCOB Assemblies with Process-Induced Defects
 A. Schubert, R. Dudek, J. Kloeser, B. Michel, H. Reichl, Fraunhofer Institute for Reliability and Microintegration
 IZM; T. Hauck, K. Kaskoun, Motorola Semiconductor Products Sector, Germany
- O58 Adhesion Studies of Polymide Epoxy Interfaces in Flip Chip Assemblies R. A. Pearson, T. B. Lloyd, Lehigh University
- Modeling the Mechanical Behavior of Underfill Resins and Predicting their Performance in Flip-Chip
 Assemblies
 R. A. Pearson, Ali Ayhan, Herman Nied, Lehigh University
- Material Challenges for Wafer Level Packaging
 Bodan Ma, Eric Zhang, Sun Hee Hong, Quinn K. Tong, Ann Savoca, National Starch and Chemical Company
- O74 Adhesion Characterization of No Flow Underfill Baselined with Fast Flow Snap Cure Jicun Lu, Brian Smith, Daniel F. Baldwin, Georgia Institute of Technology

Break: 3:35 pm - 3:55 pm

Session 4:

ENCAPSULATION

3:55PM - 5:35PM Session Chairs:

Ken Gilleo, Alpha Metals/Cookson S.H. Shi, Georgia Institute of Technology

- Moisture Uptake and Chemical Compatibility of Semiconductor Plastic Encapsulant Materials
 R. K. Lowry, R. Berriche, Intersil Corporation
- O83 A Novel Epoxy Encapsulant for CSP (μBGA®) New Hydrophobic Epoxy Elastomer Frank Y. Xu, Richard Bymark, 3M Company; Bin-Lin Hsu, Tessera, Inc.
- 690 Evaluation of the Environmental Protection of Photo BCB Polymers (Cyclotene™ 4000)
 Jaili Wu, Randy Pike, C. P. Wong, Georgia Institute of Technology; Daniel Scheck, W. Boyd Rogers, Philip Garrou,
 Dow Chemical @ MCNC
- Novel Single Pass Reflow Encapsulant for Flip Chip Application Hui Wang, Torey Tomaso, Kester Solder Litton Systems, Inc.

EXHIBITS OPEN 3 PM - 8 PM

WELCOME RECEPTION IN EXHIBIT HALL 6 PM - 8 PM

Session 5: Flip Chip Bumping

8AM-10:30AM Session Chairs: Phil Deane, MCNC Rolf Aschenbrenner, Fraunhofer Institute

- 102 Qualification of the System Electroless Nickel Bumps and PbSn5 for High Temperature Applications Sabine Anhôck, Andreas Ostmann, Technical University of Berlin; Rolf Aschenbrenner, Herbert Reichl, Fraunhofer Institute for Reliability and Microintegration IZM
- 107 Break Through Developments in Electroless Nickel/Gold Plating on Copper Based Semiconductors Andrew J.G. Strandjord, Scott F. Popelar, Curt A. Erickson, IC Interconnect
- Numerical Investigation on the Influence of Different Substrate Materials on the Viscoplastic Behaviour of Flip Chip Solder Bumps

 A. Eberle, R. Sievert, W. A. Schiller, Federal Institute for Materials Research and Testing (BAM), Germany
- 118 Issues with Fine Pitch Bumping and Assembly Sundeep Nangalia, Philip Deane, Salvatore Bonafede, Alan Huffman, Chad Statler, Christine L. Rinne, MCNC
- 124 Alternate Solder Bump Technologies for Flip Chip Applications Li Li, Jong-Kai Lin, Motorola Inc.
- Measurement of Water Evaporation Rate for Popcorning Jones I-T Chong, David CC Lam, Pin Tong, Hong Kong University of Science and Technology

Break: 10:30 am - 10:50 am

Session 6:

SOLDER

10:50AM-12:55PM
Session Chairs:
Andrew Strandjord, IC Interconnect
Rajen Chanchani, Sandia National Laboratory

- Formation of the Ni3Sn4 at the Boundary between Sn-Pb Soldering Layers and Au/Ni Plated Coatings Akira Maeda, Toshio Umemura, Qiang Wu, Yoshihiro Tomita, Mitsubishi Electric Corporation; Takeshi Abe, Fukuryo Semiconductor Engineering Corporation
- Formation, Distribution and Failure Effects of Voids in Vapor-Phase Soldered Small Solder Volumes
 M. Beschorner, J. Villain, University of Applied Sciences Augsburg; H. J. Hacke, B. Brabetz, J. Zapf, Siemens AG
- 145 Characterization of Mechanical Properties of Bulk Lead Free Solders Li Xiao, Zonghe Lai, Chalmers University of Technology/IVF; Johan Liu, LiLei Ye, Anders Tholen, Chalmers University of Technology
- 152 Effect of Thermal Ageing on the Shear Strength of Lead-Free Solder Joints James Oliver, Zonghe Lai, Chalmers University of Technology/IVF; Johan Liu, Chalmers University of Technology

158 Flip Chip Self-alignment Mechanism and Modeling
Ruijun Chen, Brett Fennell, Daniel F. Baldwin, Georgia Institute of Technology

Lunch in the Exhibit Hall 1 pm - 2 pm

EXHIBIT OPEN 9:30 AM - 7 PM

POSTERS IN EXHIBIT HALL 3 PM - 7 PM

Session 7: FLIP CHIP

2PM-4:30PM
Session Chairs:
Jianmin Qu, Georgia Institute of Technology
Li Li, Motorola

- 165 Reworkable No-Flow Underfills for Flip Chip Applications Lejun Wang, Haiying Li, C.P. Wong, Georgia Institute of Technology
- Flip Chip on Board (FCOB): Solderability, Reliability and the Role of Surface Finish Weiping Li, Harold Fields, Richard Parker, Delphi-Delco Electronics Systems
- 175 Coating and Dicing of Wafer Applied Underfills for Low-Cost Flip Chip Processing Stephen Busch, Jicun Lu, Brian Smith, Daniel F. Baldwin, Georgia Institute of Technology
- 180 Effects of No-Clean Flux Residue on the Performance of Flip-Chip Devices Michael Todd, Dexter Corporation
- 183 Effect of Coupling Agents on Underfill Material in Flip Chip Packaging Shijian Luo, C.P. Wong, Georgia Institute of Technology
- 189 Standoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy C. W. Tang, Y. C. Chan, K. C. Hung, D.P. Webb, City University of Hong Kong

Break: 4:30 pm - 4:50 pm

Session 8: Chip Scale Packages

4:50pm-6:55pm Session Chairs:

Michael Toepper, TUB/Fraunhofer IZM Peter Elenius, Flip Chip Technologies

- 198 Wafer Level Package using Double Balls
 Michael Toepper, J. Auersperg, V. Glaw, K. Samulewicz, M. Lange, C. Karduck, S. Fehlberg, P. Coskina, D. Petter,
 O. Ehrmann, H. Reichl, TUB/Fraunhofer IZM
- 201 Mechanism of Underfill Cracking in Flip Chip BGA Package
 J.B. Shim, E.C. Ahn, T.J. Cho, H.J. Moon, T.G. Chung, H.K. Yun, S.Y. Kang, S.Y. Oh, Samsung Electronics Co., Ltd.
- 206 Thru-Silicon Vias for 3D WLP Sergey Savastiouk, Oleg Siniaguine, Ed Korczynski, Tru-Si Technologies
- 208 A Parametric Study of the Effects of Process Parameters on the Assembly of Chip Scale Packages T. A. Nguty, B. Salam, N. N. Ekere, University of Salford UK
- 211 Ultra CSP™ Bump on Polymer Structure
 Hong Yang, Peter Elenius, Scott Barrett, Flip Chip Technologies

WEDNESDAY, MARCH 8

Session 9: High Density Substrates

8AM-10:05AM
Session Chairs:
Petri Savolainen, Nokia-Japan Co., Ltd.
Andreas Schubert, Fraunhofer Institute

- High Density Substrate for Semiconductor Packages using Newly Developed Low CTE Build-up Material Atsushi Takahashi, Kazuhito Kobayashi, Shigeharu Arike, Norio Okano, Hajime Nakayama, Akihiko Wakabayashi, Takayuki Suzuki, Hitachi Chemical Co., Ltd.
- 221 Halogen-free Materials for PWB and Advanced Package Substrate Hikari Murai, Yoshiyuki Takeda, Nozomu Takano, Hitachi Chemical Co., Ltd.; Ken Ikeda, Hitachi Chemical Co., America, Ltd.
- Next Generation ALIVH® Substrate for Bare LSI Chip Direct Mounting
 Daizo Andoh, Toshio Sugawa, Tadashi Nakamura, Kazuo Eda, Masahide Tsukamoto, Matsushita Electric Industrial Co., Ltd.
- 233 Comparison of Various Micro Via Technology Toshio Nishiwaki, Yukinobu Mikado, Nobuhiro Kuroiwa, Ibiden Co., Ltd.

238 Development of Super Fine Pattern PWB MOSAIC

Nobuo Komatsu, Kazuhiro Shimizu, Hiroyuki Fujita, Sony Neagari Corp; Yoshio Arimitsu, Soichiro Kishimoto, Sony Chemicals Corp.

Break: 10:05 am - 10:25 am

Session 10:

THERMOMECHANICS

10:25AM-12:30PM Session Chair:

Suresh Sitaraman, Georgia Institute of Technology

- 243 Hygroscopic Behavior and In-Line Thermo-Mechanical Treatment of Polymeric Material Effects on PBGA Warpage
 - Jim C.L. Wu, Morris Liang, Alex Lee, Zine Chen, Sting Wu, Kenny Lo, JJ Lee, Advanced Semiconductor Engineering, Inc.
- 249 Interface Design and Thermal Stresses in Layered Microelectronic Assemblies Thomas Siegmund, Purdue University
- Cure Kinetics Modeling of ViaLux™ 81: A Novel Epoxy Photo-Dielectric Dry Film (PDDF) for Microvia Applications
 Rajiv C. Dunne, Suresh K. Sitaraman, Shijian Luo, C.P. Wong, Georgia Institute of Technology; William E. Estes, Mookan Periyasamy, DuPont Photopolymers and Electronic Materials
- 261 CBGA and C4 Fatigue Dependence on Thermal Cycle Frequency Giulio Di Giacomo, Umar Ahmad, IBM Microelectronics
- Application of Phase-Change Materials in Pentium® III and Pentium® III Xeon™ Processor Cartridges Chia-Pin Chiu, Gary L. Solbrekken, Vassou LeBonheur, Youzhi Xu, Intel Corporation

POSTER PAPERS - TUESDAY, MARCH 7

3 PM - 7 PM
Session Chair:
C.P. Wong, Georgia Institute of Technology

- Study on the Correlation of Flip-Chip Reliability with Mechanical Properties of No-Flow Underfill
 Materials
 S.H. Shi, Q.Z. Yao, J.M. Qu, C.P. Wong, Georgia Institute of Technology
- 278 Development of No-Flow Underfill Materials for Lead-Free Solder Bumped Flip-Chip Applications S.H. Shi, Z.Q. Zhang, C.P. Wong, Georgia Institute of Technology
- Investigating Molecular Interactions between Underfill Resins and Organic Passavator Layers Via Flow Microcalorimetry
 R. Pearson, D. J. Welsh, T. B. Lloyd, Lehigh University

Development of New Reworkable Epoxy Resins for Flip Chip Underfill Applications Haiying Li, Lejun Wang, C. P. Wong, Georgia Institute of Technology
A New Light-Weight Electronic Packaging Technology based on Spray-Formed Silicon-Aluminum David M. Jacobson, Electronic Materials Consultant; Andrew J.W. Ogilvy, A. Leatham, Osprey Metals Ltd.
Characterization of Underfill/Passivation Interfaces using Fracture Mechanics R. A. Pearson, B. J. McAdams, Lehigh University
Incorporation of Inorganic Filler into the No-Flow Underfill Material for Flip-Chip Application Lianhua Fan, Songhua Shi, C. P. Wong, Georgia Institute of Technology
Effects of Curing Agents on the Properties of Conductive Adhesives Daoqiang Lu, David Wong, C.P. Wong, Georgia Institute of Technology
Wafer Level Batch Packaging (WLBP): Incorporation of Air Pores/Foams in a Polyimide Matrix using a Low Modulus Sacrificial Commercial Polymer J. Williamson, C.P. Wong, Georgia Tech
Surface Tension Study of Substrates in Electronic Packaging Shijian Luo, Michael Vidal, C.P. Wong, Georgia Institute of Technology
Low Stress Moderate Temperature Reworkable Adhesives for Advanced MCM-D Technology Jiali Wu, C.P. Wong, Georgia Institute of Technology
Electrical Characterizations and Considerations of Electrically Conductive Adhesives (ECAs) Y. Shimada, Hitachi Chemical Co., Ltd-Japan; D. Lu, C.P. Wong, Georgia Institute of Technology
Investigation on Effect of Carbon Black and Polymer Matrix on Conductive Polymer Composites with Positive Temperature Coefficient Shijian Luo, C.P. Wong, Georgia Institute of Technology

APPENDIX

349 Index of Authors

MATERIALS & PROCESS TECHNOLOGY:

MATERIALS

The precursor to the NCF/NCP assembly technology is the formation of electrically conductive polymer bumps on the bond pads of a wafer. The P_FCTM is used to stencil print the electrically conductive polymer, forming bumps that are 3 - 8 mil in diameter and 2-3 mil in height. The bond pad diameter is dictated by bond pad size, but the height of the bump needs to be a minimum of 50 microns and preferably 75 microns if pitch allows this. The bumps are then polymerized to make them hard and electrically conductive, although Bstage thermoset and high melting temperature thermoplastics can be used as well. The process will work best when the bumps have a peak shape. Table I depicts the properties of the E2101, and Fig. 1 shows the profile of the cured bumps.


Table I: E2101

TYPICAL PROPERTIES

(To be used as a	guideline only)
NUMBER OF COMPONENTS	S Two
MIXING RATIO Part "A" (silver base)	PARTS BY WEIGHT
Part "A" (silver base)	
Part "B" (hardener)	1
Stir contents of container."	A" thoroughly
before mixing with Part,"B"	
CURE SCHEDULE (minimum	bond line temperature -
use one of the following)	
175°C	15 minutes
150°C	
PHYSICAL PROPERTIES	
Color	nevitasilver
Constituency	smooth, thixotropic paste
Specific Gravity	.5 romi 39.000 cPs
Thixotropic Index	48
Glass Transition Temp. (Tg	100°C
Coefficient of Thermal Expe	ansion
Below 1g	43 x 10° in/in/°C
Above 1g	140 x 10° m/m/C
Lap Shear Strength	1,500 ps
Die Shear Strength	
Degradation Temperature . Operating Temperature	
Continuous	
Intermittent	300°C
Shore D Hardress	83
Outpas to 300°C	0.4%
Moisture Absorption (36 mg Storage Modulus	₩100°C) 0.35%
Storage Modulus	750,000 psi
Poissons Ratio	0.34
Specific Heat	10.75 x 10° (J/g°K)
ELECTRICAL - THERMAL PE	
Volume Resistivity	0.0001 to P.0004 ohm-cm
Thermal Conductivity	2.0 W/m·K
CATION-ANION ANALYSIS	
C1:	Na* 20 ppm
NH,1 25 ppm	K* 5 ppm
Total Ion Content	0.9 mS/m
POT LIFE	3 days
SHELF LIFE	Odb (1) year when stored
at more terringrature	

n temperature. REFRIGERATION NOT REQUIRED

Figure 1



Once the wafer has been diced, the individual die are ready for flip chip mounting. The Flip Chip Bonder used for evaluation purposes was the Toray FC-100, semiautomatic bonder which has a heated bonding head capable of reaching 350°C and alignment accuracy of 12.5 microns. Actual manufacturing assembly is accomplished using a Toray CF-1000 COF line that has multiple heads for high volume.

At this point utilizing a screen printable, Bstage polymer or a dispensable polymer can accomplish the process. Use of a B-stage polymer allows the user to screen print the polymer over the bond pads on the circuit substrate and dry the material. The substrates can be stored until the bonding of the chip is to be performed. These materials are typically solvent loaded, but a non-solvent paste can be screen printed if the chip are to be bonded immediately. In this case there is no need for a drying step. Table II shows the properties of the pre-printable underfill materials used in this study to form the non-conductive film.

The alternative process is to use a dispensable paste that is applied directly over the bond pads of the circuit just prior to placement of the flip chip. No solvent based encapsulants can be used as this will result is voiding and compromise reliability of the flip chip assembly. Table III shows the properties of the TE179-4 that has been used in the study. This material is used for the NCP assembly technique.

Table II: TE179

MATERIAL CHARACTERISTICS (typical)*: PHYSICAL PROPERTIES:

Thisotropic paste – Screen printable
41,370 cPs
1,4
40 50
712 ps
8,2 Kg/2,788 ps
309°C
-55°C to 150°C

-55°€ to 300°€

68 × 10" in/in."C

Continuous: Intermitent: Glass Transition Temp (Tg.): Coeff of Thermal Expansion Below Tg: Above Tg: Outgassing to 300°C.

@250°C:

Degradation Temp

Operating Temp:

149 × 10° in/in/°C 2.43% 0.72% 0.17%

©200°C ELECTRICAL PROPERTIES: Volume Resistivity: THERMAL PROPERTIES:

> 1.0 x 10¹⁴ ohm - cm

Thermal Conductivity: 0.5 W/m*K

Table III: TE179-4

MATERIAL CHARACTERISTICS (typical)*: PHYSICAL PROPERTIES:

Glass Transition Temp (Tg): Coeff. of Thermal Expansion: Below Tg.

Below Tg. 54 ≥ 10" in/in/°C Above Tg 160 ≥ 10° in/in °C Outgassing to 300°C 3.4% (#250°C 2.2% (#200°C: 1.2%

92°C

ELECTRICAL AND THERMAL PROPERTIES:

Volume Resistanty. \$1.0 \times 10^4 \text{ obm - cm}\$

Thermal Conductivity \$0.5 \text{ W/m*K}\$

The chemistry of both fillers allows for snap curing on the bonding stage at temperatures above 200°C.

The advantages of pre-application of the NCF or NCP encapsulants are significant:

ELIMINATION OF VOIDS

LOW CTE - HIGHER FILLER LOADINGS

THERMAL CONDUCTIVE FILLERS

SNAP CURE ABILITY ABOVE 200 °C

GAP FILL IS ASSURED

NO POST UNDERFILL CURING

REDUCTION OF CAPITAL EQUIPMENT

HIGHER THROUGHPUT FOR DCA

NO VOIDS IN BUMP AREA

NCF & NCP PROCESS

In this study the test vehicle used was a SMART CARD. A flip chip on flex (CFOF) comprised of a Philips MIFARE chip mounted onto an antenna pattern on PEC. PEC is a co-polvester with enhanced thermal and dimensional stability. A screen printable conductive ink, EpoTek EE162-5, was printed onto the PEC and cured. The NCF or NCP encapsulant was then applied onto the antenna inlet, covering the active circuit pads, and the bump chip was then pushed through the non conductive encapsulant to make electrical contact with antenna pads. At the same time the heated thermode holding and pushing the chip with force was heated to a high temperature which cured the underfill in a few seconds.

The process sequence follows:

APPLY ENCAPULANT ON ANTENNA

DIE COLLET PICKS UP BUMPED CHIP

THERMODE HEATED ABOVE 200°C

CHIP ALIGNMENT AND FORCE APPLIED

CHIP PUSHES THROUGH UNDERFILL


ELECTRICAL CONTACT ESTABLISHED

UNDERFILL CURES INSTANTLY

FLIP CHIP DEVICE FUNCTIONAL

The above process can be accomplished by preapplication of a continuous film, whether Bstage type or not, or by the dispensing of a paste. The finished chip & antenna device is shown in Fig. 2.

Figure 2



These processes have been developed over a two year period in a joint effort between Toray Equipment Corp. of Japan and Polymer Flip Chip Corp. of the United States. The process lends itself to high volume fast assembly of flip chip devices and offers significant cost reduction over the conventional underfill techniques currently practiced in the industry. Figures 3a and 3b illustrate the assembly process and basic parameters of the NCF and NCP processes. The following discussion deals with the experimental data that validated the processes as suitable for attachment of flip chip devices

FIGURE 3a NON CONDUCTIVE PASTE; NCP*

- Printed underfill process : Polymer Bumps
- PFC, solderless flip chip bump technology
- Lower process steps, increase throughput
- Eliminate voids in underfill: Lower CTE
- Reduce capital equipment cost
- Reduce Flip Chip Assembly time
- Lower Cost & Higher Reliability
- *NCP is patent and trademark pending.





FIGURE 3b NON CONDUCTIVE FILM; NCF*

- Printed underfill process: Polymer Bumps
- PFC , solderless flip chip bump technology
- Lower process steps, increase throughput
- Eliminate voids in underfill: Lower CTE

Reduce capital equipment cost

- Reduce Flip Chip Assembly time
- Lower Cost & Higher Reliability
- *NCF is patent and trademark pending.



(3b)

PROCESS VALIDATION

This section will deal primarily with the use of NCP as the assembly method as this has been our preferred approach to date. The results achieved with the NCF, pre-applied film, process is similar although the actual temperature and bonding force parameters are different.

A six turn coil antenna was designed for use with the Philps MIFARE chip in order to fabricate contactless smart card devices utilizing flip chip technology. The first set of experiments were conducted using ABS as the flexible substrate material. Table IV shows the antenna printing material used as well as the average NCP thickness after dispensing. In this study the Epo-Tek TE179 was used as the NCP material. The final thickness after bonding averaged 25 – 30 microns as the elastic polymer bumps are compresses during the bonding operation. This is the desired effect as the mountain shaped bumps pierce through the underfill and then expand or flatten to contact the entire bonding pad of the antenna while pushing underfill material out of the way. This insures better electrical contact of the bump to the antenna and a longer reading distance of the proximity card. The schematic in Figure 4 illustrates the areas where the 4 bumps are attached and Table V shows the results achieved after flip chip bonding.


Table IV

NCP no.	pastes	viscosity(cps)
1	TE179	53.739 cps at2.5rpm@23C
2	TE179-1	middle? between 1 and 3
3	TE179 within 3% SiO2	136,476cps at2.5rpm@23C
4	TE179 within 5% SiO2	710,246 cps at0.5rpm@23C

Table V

NCP	R(ohm)	pre-bond. loadier:	pre-bond. time(sec)	main-bond. load(gr)	main- bond time(sec)	OD (tr.m)	sample No.
	60	100		100	discrett,	0	-
- 5	62	-	5	80	:0	0	2
: 1	54	80				50	3
2 {	54	<u>i</u>				85	4
Ī	60	60		80		103	5
1 L	52	<u>i</u>				131	6
1	64	60		60	1	122	7
$ \downarrow$	62					131	8
- 1	57			80	10	65	9
. 1	60	1				75	10
. 3	55	: BC	5			131	11
. 1	58	:	' i			134	12
1	48		! ;	į		134	13_
\rightarrow	59					135	14
·	57	120		120		0	15
[60	100	5	100	10	75	16
4 -	57					132	17
- 1	61	1		RO		115	18
- 1	50	80	1			134	19
	62					134	20

Figure 4



The heated bonding tool was kept at a constant temperature of 100°C during a prebond step to contact the chip to the underfill after alignment, and the main bonding temperature was set at 380°C. Bonding times were kept constant and only the bonding force was changed to see the effect on the performance of the devices. On average, the best results were obtained by using a bonding force of 80 grams as evidenced by the reading distances of 120 - 130 mm. Maximum reading distance that can be achieved by this chip is 150 mm. Lower bonding forces were not adequate to make effective electrical contact and the 120gram force may have totally collapsed the bumps as the reading distances are either zero or very low.

There was also concern that the viscosity of the TE179 may have been too low and there may have been poor wetting and adhesion of the chip to the substrate, this resulting in a lack of bump compression and dimensional stability. Another set of tests were conducted using PEC as the substrate and using the TE179 with an additional loading of 3% fumed silica to improve the thixotropic nature of the adhesive. A 100°C prebond and 380°C main bonding temperature were again used and this time a constant load of 80 grams was applied. The dwell times of 5 seconds for pre-bond and 10 seconds for main bonding were again used A schematic of the NCP chip and substrate assembly is shown in Figure 5. Note that the bump height is 50 microns and the underfill paste thickness is initially set at 60 - 70microns. When the bumps are pushed through the underfill to make contact with the conductive ink antenna. the final underfill thickness is around 30 microns. Having the underfill paste thicker than the bump height insures good wetting and 100% coverage of the gap between the substrate and chip. Success of the NCP process depends on having adequate force to quickly push the bumps onto the contact pads


and piercing / displacing the underfill paste while heating and curing the paste at the same time. The process is accomplished in a matter of seconds; therefore the variables of temperature, force, and time must all be tightly controlled. The results of the second set of experiments is shown in Table VI. All 102 devices tested were functional, with an average operating distance greater than 80 mm. Six of the 102 shows poor operating distances. Subsequent analysis of these six units showed that too little underfill had been applied (dot size too small) and therefore the bumps were not held as tightly in compression by the shrinkage of the adhesive during cure.

Table VI

NO	R	OD	NO	R	OD	N	R	OD	NO	R	OD
1	37.4	87	27	34.8	86	53	34.5	87	79	35.7	77
2	40.6	84	28	36.4	85	54	32.8	88	90	36.1	84
3	39.1	28	29	39.9	86	55	40.1	81	81	31.6	79
4	41.7	72	30	37.5	57	56	38.4	89	822	35.7	89
5	37.2	86	31	40.8	87	157	34.9	87	33	34.9	89
G	35.8	87	32	39.5	88	58	36.9	85	84	33.	88
7	41.0	44	33	38.9	87	59	34.0	87	95	35.9	88
В	38.3	160	34	41.9	77	60	38.7	36	86	37.6	88
9	37.5	85	35	43.0	56	Gi	42.0	87	37	36.0	88
10	39.7	76	36	43.2	50	62	33.8	86	88	38.5	88
11	48.2	72	37	47.1	80	63	36.0	89	89	33.9	87
12	38.4	87	38	41.6	81	64	33.4	87	90	32.4	85
13	39.8	85	39	39.8	68	65	35.1	87	91	32.9	88
14	45.4	79	40	36.4	68	66	40.7	81	92	32.0	75
15	43.5	86	41	33.0	89	67	36.5	88	93	38.7	83
16	36.7	88	42	34.8	88	68	44.0	54	94	38.9	87
17	39.0	80	43	33.2	87	89	44.0	62	95	36.6	
18	29.3	87	144	35.0	87	70	37.5	76	96	36.5	86
19	38.5	86	4.5	36.9	89	71	39.9	78	97	36.2	78
20	39.0	87	46	39.6	S1	72	36.5	79	98	36.2	89
21	4U.0	8C	47	39.5	87	73	37.2	86	30	41.0	87
22	36.1	87	48	39.2	68	74	36.6		100	39.0	87
23	36.0	86	49	36.7	88	75	39.9	60	101	44.8	
24	43.5	87	50	37.0	85	76	39.9	87	:02		88
25	36.0	86	511	27:6	25	77	40.2	87	2	42.7	88
26	39.8	84	52	33.6	87	78	34 0	88	-		
	onm	mm		ohm	mm	1	ohm	mm		ohm	m

Note: In order to be effective, the material selected for the NCF or NCP process must have snap cure potential. The polymer must be fully cured in less than 10 seconds at the designated

Figure 5



temperature or relaxation of the paste will occur once force is removed. The bumps will not be held rigidly and the device will be unreliable.

Figure 6 shows a photo of a chip bonded using the NCP process. There is excellent wetting of the chip and perfect alignment of the bumps to the antenna pads. What appears to be excessive voiding are actually filler particles in the paste. It should be noted that materials have to be optimized for minimal outgassing in order to reduce any tendency for voiding. In figure 7a and 7b the results of SAM testing are shown. The scanning acoustic microscope picks up voids in the otherwise dense matrix of the flip chip assembly. It is nearly impossible to eliminate voids, especially in a snap curable polymer, but they must be kept to a minimum. Voids in the area of the bumps can result in bump delamination. High molecular weight polymers, air release additives, and aggressive degassing can accomplish this.

Figure 6




Figure 7a

