



John Uffenbeck



John Uffenbeck



In writing this book I had two main goals in mind:

- 1. Provide a practical microcomputer text with an emphasis on the programmable peripheral controller chips now available to support the microprocessor.
- 2. Use the Intel 8080, 8085, and the Zilog Z-80 microprocessors as realistic "vehicles" to demonstrate these concepts.

You will find Microcomputers and Microprocessors an easy book to learn or teach from. It is written in a casual, yet easily understood style that belies its thorough coverage. There are more than 100 examples and 400 homework problems. Problems marked with a (*) are more advanced, requiring additional time and study. Many of these problems are also suitable as laboratory exercises. A chapter summary ensures that you do not miss any key concepts presented in that chapter.

I do not assume any previous computer knowledge and therefore begin Chap. I with an introduction to the stored program computer. By the end of this chapter the three-bus system architecture has been introduced and machine cycle timing diagrams used to illustrate memory and I/O read and write cycles.

Particular emphasis is placed on visualizing the microprocessor as part of a CPU module that is, in turn, interfaced by the memory and I/O. Chapters 2 and 4 develop this module, paying close attention to bus buffering concepts such as noise immunity, de loading, and reflections.

The CPU module concept is stressed throughout the book, even to including the 16-bit 8086 microprocessor in Chap. 12. In this way the 16-bit processor can be seen as an extension of the 8-bit processors studied in previous chapters.

Like learning a foreign language, microprocessor programming is best learned in context. This is accomplished in Chap. 3 with 14 detailed programs each chosen to illustrate new instructions and addressing modes while emphasizing practical applications of the microprocessor. For example, a serial communications test program is given that illustrates bit-testing techniques and is also an effective test of a serial communications link. Also included in Chap. 3 is a brief introduction to CP/M, an industry-wide operating system for 8080/85 and Z-80 microcomputer systems.

The software is presented early in the book so that readers with access to hardware supporting one of the three processors can begin to get immediate "hands-on" experience. In addition, the later chapters make extensive use of software to control the hardware designed in these chapters. All told, there are more than 50 commented programs included in the text.

Chapter 5 shows how to interface RAM and ROM memory to the CPU modules developed earlier. Timing requirements imposed by the microprocessor are defined and the memory designs analyzed to verify that these constraints have been met.

Chapter 6 concludes "construction" of the microcomputer with the addition of the I/O module. The microprocessor IN and OUT instructions are used to identify the I/O-mapped and memory-mapped hardware requirements. The three common methods of controlling I/O devices—polling, interrupts, and DMA—are contrasted and response-time and transfer rates are calculated for each.

In some cases the three microprocessors are sufficiently different to warrant separate chapters. This is the case in Chaps. 7 and 8. Chapter 7 covers the common peripheral controller chips designed in support of the 8080 and 8085. Chapter 8 discusses similar chips supporting the Z-80. In total, 11 devices are discussed in detail, ranging from the 8755A EPROM with I/O designed for the 8085 to the WD2793 floppy disk formatter/controller designed to simplify the task of interfacing a floppy disk drive.

Much of this book deals with microcomputer concepts that are not unique to the 8080, 8085, or Z-80 microprocessors. This is especially true in Chaps. 9 through 11. In these chapters material is included on serial communications, telecommunications, analog interfacing, and floppy disk drive specifications and interfacing.

As microcomputer hardware becomes more sophisticated, so do the troubleshooting techniques required to test that equipment. Chapter 11 introduces the logic probe, signature analyzer, and logic analyzer and discusses the application of each of these tools.

Chapter 12 is a "mini" text in itself, retracing Chaps. 1 through 6 with the 16-bit 8086 microprocessor. After developing min and max mode CPU modules, memory and I/O modules are interfaced and contrasted with the similar circuits designed for the 8-bit processors. The emphasis is on comparing and contrasting 16-bit microprocessor concepts to the 8-bit concepts already learned.

The 8086 instruction set is also surveyed in the form of several tables that can be closely studied or skimmed as the reader desires.

In writing this book I have assumed a background in digital electronics through the gates and flip-flops level. A brief review of hexadecimal arithmetic is presented in Chap. 1, as this number system is used extensively throughout the book. Chapter 4 covers loading rules for the TTL logic family for readers unfamiliar with this topic.


Recognizing that we must all learn to read the literature distributed by the semiconductor manufacturers, portions of over 40 data sheets are distributed throughout the text as appropriate. An appendix is also provided with handy references to hexadecimal instruction set summaries for the 8080, 8085, and Z-80.

Microcomputers and Microprocessors should be of interest to anyone using one of the three processors discussed. However, with the thorough coverage of memory technologies, serial communications, magnetic disk concepts, analog interfacing, and microcomputer troubleshooting, the book is more a microcomputer text than it is a book specifically about the 8080, 8085, or Z-80.

As a textbook, it can be used in a one- or two-semester course following the digital electronics sequence. Material that is unique to one of the three processors is usually highlighted so that readers interested in only one processor can skip inappropriate material. However, you may find yourself learning all three processors for the price of one!

A number of people and companies assisted me in the writing of this book and I would like to thank them all. I would particularly like to thank the literature departments of Intel Corporation and Zilog, Inc., for permission to reproduce the large number of data sheets describing their products. Finally, I would like to thank all of the students I have had over the years, particularly at Hartnell College and the University of Wisconsin-Platteville, where my "real" learning took place. It is to these students that I dedicate this book.

John Uffenbeck



PREFACE

1.1	Digital Computers: Some Basics 2
	The stored program computer 2
	Fetch and execute 2
	The three-bus architecture 4
	Computer programming 4
1.2	
	Bits, bytes, and words 6
	Binary, decimal, and hexadecimal numbers 6
•	Codes 10
1.3	Computer Languages 11
	Machine and assembly language programming 12
	High-level languages 13
1.4	Implementing the Three-Bus Architecture in Hardware
	Digital signals 15
	Defining the three buses. 18
1.5	The CPU as a Complex Timer 18
	Machine cycle timing diagrams 20
	Instruction timing 22
*	Processor timing 22
	oter Summary 25
Chap	her Summary 23

xiii

1

34	*`2**	INT: MIC	RODUCING THE 8080, 8085, AND Z-80 ROPROCESSORS	29
		2.1	Constructing the CPU Module 29 The CPU module 30	
		2.2	CPU Modules for the 8080, 8085, and Z-80	
			Microprocessors 32	
			The 8080 CPU module 32	
			The 8085 CPU module 38	
			The Z-80 CPU module 44	
		2.3	Programming Models for the 8080, 8085, and Z-80	
			Microprocessors 46	
			A programming model for the 8080 48 The 8080 flag register 49	
			A programming model for the 8085 51	
			A programming model for the Z-80 51	
			The Z-80 flag register 52	
		2.4	Introducing the Instruction Sets 53	
			Instruction types 53	
		2.5	Addressing Modes 62	
		2.6	Putting It All Together: A Programming Example 64	
		Chapt	ter Summary 66	
		Quest	ions and Problems 67	
	3	PRO	GRAMMING THE MICROPROCESSOR	71
				71
		3.1	Microprocessor Programming Examples 72	/1
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72	/ 1
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74	/1
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76	/1
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79	71
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82	/1
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86	/1
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91	/1
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94	/1
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95	71
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95	71
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95 Program 10: hex dump 97 Program 11: 1-bit I/O port 102 Program 12: frequency counter 104	71
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95 Program 10: hex dump 97 Program 11: 1-bit I/O port 102	71
		3.1	Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95 Program 10: hex dump 97 Program 11: 1-bit I/O port 102 Program 12: frequency counter 104 Program 13: the game of nim 107 Program 14: computer music 113	71
			Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95 Program 10: hex dump 97 Program 11: 1-bit I/O port 102 Program 12: frequency counter 104 Program 13: the game of nim 107 Program 14: computer music 113 Operating Systems 119	71
		3.1	Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95 Program 10: hex dump 97 Program 11: 1-bit I/O port 102 Program 12: frequency counter 104 Program 13: the game of nim 107 Program 14: computer music 113	71
		3.1	Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95 Program 10: hex dump 97 Program 11: 1-bit I/O port 102 Program 12: frequency counter 104 Program 13: the game of nim 107 Program 14: computer music 113 Operating Systems 119 Some common operating systems 119	71
		3.1	Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95 Program 10: hex dump 97 Program 11: 1-bit I/O port 102 Program 12: frequency counter 104 Program 13: the game of nim 107 Program 14: computer music 113 Operating Systems 119 Some common operating systems 119 Features of CP/M 120	71
		3.1 3.2	Microprocessor Programming Examples 72 Program 1: 8080/85 8-bit addition 72 Program 2: Z-80 8-bit addition 74 Program 3: 32-bit binary addition 76 Program 4: 32-bit decimal addition 79 Program 5: 8-bit multiplication 82 Program 6: BCD-to-binary conversion 86 Program 7: filling a block of memory 91 Program 8: square-wave generator 94 Program 9: serial communications test program 95 Program 10: hex dump 97 Program 11: 1-bit I/O port 102 Program 12: frequency counter 104 Program 13: the game of nim 107 Program 14: computer music 113 Operating Systems 119 Some common operating systems 119 Features of CP/M 120 A sample session with CP/M 122	71

4		LDING THE MICROCOMPUTER, PART 1: BUSES	134
	4.1	Generating the System Clock 134 The 8080 clock 138 The 8085 clock 140 The Z-80 clock 140	
	4.2		
	4.3	Electrical Characteristics of a Bus 142 Noise immunity 143 Bus loading 144 Reflections 146	
	4.4		
	4.5	CPU Modules for the 8080, 8085, and Z-80 160 The 8080 CPU module 160 The 8085 CPU module 160 The Z-80 CPU module 163 Summary 163	
	4.6		
5	BUI ADI	LDING THE MICROCOMPUTER, PART 2: DING MEMORY	175
	5.1 5.2	Memory Hierarchies 176 The Microprocessor Defines the Memory Timing 178 Memory-read-cycle timing 178 Memory-write-cycle timing 179 Memory interfacing requirements 182 Interfacing slow memory 182	
	5.3	Choosing Memory 184 ROM applications 184 RAM applications 185 The memory map 185	
	5,4		

		Static and dynamic RAMs 196 RAM organization 199 The universal site 200	
	5.5	Interfacing Static RAM and ROM to the Microprocessor 201 Interfacing the 2764 8K-byte EPROM 202 Interfacing the 2167 16K static RAM 207 Interfacing a RAM/ROM module 211	
	5.6	Interfacing Dynamic RAM to the Microprocessor 215 Timing diagrams for dynamic RAM 216 Refresh 219 The 8203 DRAM controller 221 The Z-80 as a refresh controller 224	
	5.7	Conclusion 224	
		er Summary 225	
	Questi	ions and Problems 226	
6		LDING THE MICROCOMPUTER, PART 3: UT/OUTPUT	232
	6.1	Parallel I/O: Interfacing to a Type 3 Bus 233 I/O machine cycles and timing 233 Designing an 8-bit input port 235 Designing an 8-bit output port 238	
	6.2	Applications for the device select pulse 242 Memory-Mapped I/O 243 Designing an 8-bit memory-mapped input port 243 Designing a digital lock 245	
	6.3	Handshaking Logic 249 Busy, ready, and acknowledge flags 249	
	6.4	Programmed I/O 251 Polling 251 Data transfer rate 254 Priorities 254	
	6.5	Interrupt-Driven I/O 257 Generating an interrupt 258 Maskable and nonmaskable interrupts 259 Branching to the interrupt service routine 261 Response time and transfer rate 265 Multiple interrupts: the priority problem 268	
		Summary points for the 8080, 8085, and Z-80 272 Direct Memory Access 273 ter Summary 277 ions and Problems 278	
7		CIAL-PURPOSE SUPPORT DEVICES: 8 8080/85 FAMILY	284
	7.1	The 8755A 16K EPROM with I/O 285 Interfacing the 8755A ROM 286	

Contents

viii

	Interfacing the 8755A I/O ports 287
7.2	Three-chip 8085 microcomputer system 290 The 8255A Programmable Peripheral Interface 292
	Interfacing the 8255A 293
	Mode O: basic I/O 294 The bit set/reset mode 297
	The bit set/reset mode 297 Electrical characteristics of the ports 299
	Mode 1: strobed I/O 300
	Mode 2: strobed bidirectional I/O 307
7.3	The 8254 Programmable Interval Timer 312
7.5	Interfacing the 8254 312
	Programming the 8254 314
	Mode definitions 317
	A design example 318
	8254 electrical characteristics 320
7.4	The 8259A Programmable Interrupt Controller 320
	Interfacing the 8259A 321
	Arbitration modes 322
	Programming the 8259A 326
	Operation control words 329
7.5	The 8237 Programmable DMA Controller 332
	Interfacing the 8237A 333
	Response time and transfer rate 337
	Programming the 8237 340
	A design example: interfacing a floppy disk
	drive 346 Peripheral Controller Bus Buffering Techniques 351
7.6	1 clipheral Controller Bus Bunering 1 consistency
Chap	ter Summary 353
Quest	tions and Problems 354
SPE	CIAL SUPPORT DEVICES: THE Z-80 FAMILY 358
8.1	The Z8420 Parallel Input/Output Controller 359
	Interfacing the Z-80 PIO 360
	Programming the Z-80 PIO 362
	Mode 0: output port with handshake 365
	Mode 1: input port with handshake 367
	Using the Z-80 PIO to interface a parallel printer 367
	Mode 2: bidirectional I/O with handshake 370
	Mode 3: bit-defined I/O 372
	A design example: mode 3 control of a multiplexed LED
	display 372
0.0	Electrical characteristics of the ports 377, The 78430 Counter/Timer Circuit 377
8.2	The Z8430 Counter/Timer Circuit 377

Interfacing the Z-80 CTC 378

Programming the Z-80 CTC: counter mode 379
Programming the Z-80 CTC: timer mode 383
Electrical characteristics 388

8

8.4	Interfacing the Z-80 DMA 389 Typical DMA transfer 390 Response time and transfer rate 393 Read/write registers 395 Programming the Z-80 DMA 398 Peripheral Controller Bus Buffering Techniques 400
	ter Summary 400
	ions and Problems 401
`.	
SER	IAL I/O TECHNIQUES
9.1	Asynchronous Serial Communications 405 Start bits, stop bits, and the baud rate 405 Generating and recovering asynchronous serial data 406 Standard asynchronous serial communications protocols 409 The UART 410
9.2	Bisync protocol 414 Serial data link control 415
9.3	Parity 416
	Checksums 417 Cyclic redundancy checks 418 The Hamming code 419
9.4	The Intel 8251A USART 425 Interfacing the 8251A 425 Programming the 8251A: asynchronous mode 429 Programming the 8251A: synchronous mode 430
9.5	The Zilog Z-80 SIO and Z-80 DART 433 Comparing the SIO and the DART 433 Interfacing the Z-80 SIO 435 Programming the Z-80 SIO: asynchronous mode 437 Controlling the Z-80 SIO in the asynchronous mode 441 Using the Z-80 SIO in the synchronous mode 446
9.6	Remote Control Applications for Asynchronous Serial Data 448
9.7	Serial Data Interface Standards 449 The EIA RS-232C standard 450 The RS-422A and RS-423A standards 459
9.8	Telecommunications 460 The basics 460 Interfacing a 300-bps modem 463 High-speed modems 467
Char	oter Summary 469
	tions and Problems 470

The Z8410 Direct Memory Access Controller

389

Contents


404

	FLO	PPY AND RIGID DISK TECHNOLOGIES	4/5
	10.1	The Media 476	
	10.1	Tracks, sectors, and storage capacity 477	
		Hard and soft sectoring 479	
	10.2	The Disk Drive 480	
		Floppy-disk drives 480	*
		Winchester disk drives 489	
	10.3	Encoding Techniques 492	
		Single-density encoding 492	
		Double-density encoding 493	
		Peak-shift distortion 495	
	10.4	Disk Formatting 498	
		The IBM 3740 single-density format 499	
		The IBM system 34 double-density format 501	
	10.5	The Western Digital WD2793 Floppy-Disk Controller/	
		Formatter 503	
		Floppy-disk-drive interface signals 503	
		Interfacing the WD2793 floppy-disk controller/	
		formatter 505 WD2703 register organization and command words 508	
		DZ/75 register organization and community	
	10.6	Programming the WD2793 512 The Disk Operating System 519	
	10.6		
		, c. During	
	Ques	tions and Problems 522	
			•
11	N 4 T /	CROCOMPUTER CONTROL APPLICATIONS	
11	IVIIC	D TROUBLESHOOTING TECHNIQUES	524
	AIN		
	11.1	Detecting the Presence of an Analog Signal: The	
		Comparator 525	
	11.2	ON/OFF Control of Analog Peripherals 528	
		DC control 528	
		AC control 533	
	11.3	Interfacing a Digital-to-Analog Converter 537	
		The digital-to-analog conversion process 537	
		Interfacing the MC1408 DAC 539	
		Interfacing the DAC1200 544 Interfacing an Analog-to-Digital Converter 546	
	11.4	Interfacing an Amaiog to Digital Control	
		The analog-to-digital conversion process 547	
		Interfacing the ADCooos eight channel 112	
	11.5	Troubleshooting Techniques 559	
		Hardware troubleshooting tools 560	
	~··	Summary 568	
		pter Summary 569	

10 SECONDARY STORAGE TECHNIQUES:

12.1 8086 Hardware Details and Basic System Timing The queue 576 The min and max mode 576 Memory organization 576 Basic system timing 579 Special support chips 582 12.2 Min and Max Mode CPU Modules for the 8086 The min mode 584 The max mode 585 12.3 A Programming Model for the 8086 587 Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing a 16K-word memory 605 1.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix C.2 647 Appendix C.3 650 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659 Appendix D.3 661	INT MIC	RODUCTION TO THE 8086 16-BIT CROPROCESSOR	5
The queue 576 The min and max mode 576 Memory organization 576 Basic system timing 579 Special support chips 582 12.2 Min and Max Mode CPU Modules for the 8086 583 The min mode 584 The max mode 585 12.3 A Programming Model for the 8086 587 Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An exampte two 8086 block fill programs 603 12.5 8086 Memory and I/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659	12.1	8086 Hardware Details and Basic System Timing 574	
The min and max mode 576 Memory organization 576 Basic system timing 579 Special support chips 582 12.2 Min and Max Mode CPU Modules for the 8086 583 The min mode 584 The max mode 585 12.3 A Programming Model for the 8086 587 Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.1 644 Appendix C.2 647 Appendix D.1 656 Appendix D.1 656 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659			
Memory organization 576 Basic system timing 579 Special support chips 582 12.2 Min and Max Mode CPU Modules for the 8086 583 The min mode 584 The max mode 585 12.3 A Programming Model for the 8086 587 Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing a 16K-word memory 605 Interfacing a 16K-word memory 605 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix A.3 636 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659			
Basic system timing 579 Special support chips 582 12.2 Min and Max Mode CPU Modules for the 8086 583 The min mode 584 The min mode 585 12.3 A Programming Model for the 8086 587 Internal registers 389 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and I/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the \$255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659			
12.2 Min and Max Mode CPU Modules for the 8086 The min mode 584 The min mode 585 12.3 A Programming Model for the 8086 587 Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and I/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659		Basic system timing 579	
The min mode 584 The max mode 585 12.3 A Programming Model for the 8086 587 Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 3255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
The max mode 585 12.3 A Programming Model for the 8086 587 Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659	12.2	Min and Max Mode CPU Modules for the 8086 583	
12.3 A Programming Model for the 8086 587 Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the \$255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix B.1 637 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659		The min mode 584	
Internal register array 587 Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the \$255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659		The max mode 585	
Segment registers 589 Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659	12.3	A Programming Model for the 8086 587	
Addressing modes 592 12.4 Programming the 8086 594 Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the \$255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659			
12.4 Programming the 8086 594 Data transfer group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Data transfer group 594 Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Arithmetic group 595 Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659	12.4		
Bit manipulation group 597 Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659		Data transfer group 594	
Transfer group 597 Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Interrupts 600 String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659			
String group 602 Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Intertacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659		• • •	
Processor control group 603 An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659			
An example: two 8086 block fill programs 603 12.5 8086 Memory and 1/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
12.5 8086 Memory and I/O Interfacing 605 Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Interfacing a 16K-word memory 605 Interfacing the 8255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.1 656 Appendix D.2 659	12.5		
Interfacing the \$255A PPI 606 12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659	12.5		
12.6 The 8088 Microprocessor 610 Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Chapter Summary 611 Questions and Problems 612 ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659	12.6		
ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
ANSWERS TO SELECTED PROBLEMS APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659	-		
APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659	Ques	stions and Problems 612	
APPENDIX Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659	AN	SWERS TO SELECTED PROBLEMS	(
Appendix A.1 620 Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659	AP	PENDIX	
Appendix A.2 635 Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659		Appendix A 1 620	
Appendix A.3 636 Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Appendix B.1 637 Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659		1 h	
Appendix C.1 644 Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Appendix C.2 647 Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Appendix C.3 650 Appendix D.1 656 Appendix D.2 659			
Appendix D.1 656 Appendix D.2 659			
Appendix D.2 659		£ .	
1.1		A A	
Appendix D.3 661		* *	
		Appendix D.3 661	
			(

Contents



What is a *microprocessor*? Some people might answer "a very small computer," others a "desktop or personal computer," still others might reply "a computer on a chip." The word "microprocessor" was coined in the semiconductor industry by Intel Corporation. They used the term to describe a newly designed 4-bit calculator-like integrated circuit.

Today we think of the microprocessor as the silicon chip around which a *microcomputer* is built. Thus we have the IBM Personal Computer, based on the Intel 8088 microprocessor; the Apple IIe, based on the Rockwell 6502; the Radio Shack TRS-80, based on the Zilog Z-80*; and so on.

Some manufacturers have found it advantageous to use several microprocessors in one computer. One might be used to control the keyboard, a second to handle input/output operations, a third to control the mass storage devices (disk drives), and of course, a fourth as the main system processor. This technique is referred to as distributed processing.

Some microprocessor chips claim to be single-chip microcomputers. The Zilog Z-8 contains the central processing unit (CPU), a preprogrammed memory containing the operating system software, scratchpad memory for storing temporary results, logic for communicating with a computer terminal, and three parallel input/output ports for hardware control applications.

Despite the advances in semiconductor technology and microprocessors, the basic architecture of the digital computer has remained unchanged for the last 35 years. This is the so-called *von Neumann* model of the stored program computer.

* All figures and tables by Zilog were "Reproduced by permission © 1977, 1978, 1981 Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc." "Zilog Z-80[®] is a trademark of Zilog, Inc., with whom Prentice-Hall is not associated."

In this chapter we study the basic concepts of this model as it applies to the microprocessor.

We will also begin to take a look at the subject of microcomputer programming—perhaps from a point of view you have not taken before. This is to consider the effects each computer instruction has on the electrical lines or "buses" of the microprocessor chip itself.

The chapter concludes with an introduction to instruction timing diagrams. Armed with this information, we can predict exactly how long a given microcomputer program will take to execute (not too long!).

1.1 DIGITAL COMPUTERS: SOME BASICS

In the early 1960s the United States was caught up in a wave of new technology. The transistor, developed by a trio of scientists at Bell Laboratories shortly after the end of World War II, had finally begun to displace its rival, the vacuum tube. Suddenly everything from car radios to electric mixers carried the label solid-state.

New electronics companies seemed to spring up overnight, including a company based in Dallas, Texas, called Texas Instruments. TI (as it has become known) had just announced a new solid-state component called the *integrated circuit* (IC). Little did we know then that the electronics version of the industrial revolution was about to begin.

The Stored Program Computer. Figure 1.1 is a block diagram of a typical digital computer. The central processing unit or CPU, shown on the far left, is often likened to the human brain because it is here that all decisions are made and the system timing generated. The arithmetic logic unit or ALU is contained within the CPU and all the mathematical operations are performed there. The results of these calculations are left in a special register in the ALU called the accumulator.

The memory unit shown in Fig. 1.1 is used to store the specific sequence of commands that will be used to instruct the CPU to perform some task. These instructions are called the computer program (hence the name stored program computer).

Finally, no useful task can be performed by the computer without the input/output devices—the I/O in "computerese." It is with the keyboard that we input the instructions or commands about the task to be accomplished. The results are then viewed on the printer or CRT (cathode ray tube) screen.

Studying the memory unit more closely, note that each cell in the memory has its own unique identifying number or address and that the total capacity of this particular memory unit is 25 cells.

If we were to examine the contents of these memory cells, we would see a strange collection of numbers having no particular meaning to us. Yet to the CPU these numbers would represent a concise set of commands instructing it to carry out some sequence of operations. These numbers represent the operation codes (opcodes) for the various instructions in the CPU's instruction set.

Fetch and Execute. Continuing to refer to Fig. 1.1, note that the CPU has been designed to follow repeatedly four simple steps.




Figure 1.1 Block diagram of a digital computer. The three main blocks are the CPU (central processing unit), the memory unit and the input/output (1/O) devices.

- 1. Fetch data from the memory cell whose address is currently in the program counter register. Put this data into the instruction register.
- 2. Add 1 to the address in the program counter.
- 3. Decode the command currently in the instruction register and do what it tells you.
- 4. Go to step 1.

These four steps constitute the principle of operation of all stored program digital computers. This includes the largest IBM mainframe to the tiniest microcomputer. The principle is called *fetch and execute* and is the key to understanding the activities of a microprocessor.

The Three-Bus Architecture. The CPU, memory unit, and I/O devices must be able to communicate with each other. For example, the CPU must be able to specify which memory cell is to be selected, and if the contents of that cell should be read or new data written into the cell.

This is the purpose of the address, data, and control buses shown in Fig. 1.1. When the CPU is required to read the contents of a particular memory cell, it first outputs the proper address on its address bus. This is actually the contents of the program counter. Next, the control bus causes switches S1 and S3 to switch to the MEMORY position and switch 2 to the READ position. The data bus now carries the contents of the selected memory cell back to the CPU and into the instruction register.

As a further example of the three-bus architecture, let's assume that the command in the instruction register requires the contents of the accumulator to be output to the printer. The execution of this command requires the CPU to output the address of the printer on its address bus. Switch S4 will examine this address, and seeing that it is for the printer, switch to the printer position. Next, the control bus will switch S1 and S3 to the I/O position and S2 to the WRITE position. The data to be output can now be placed on the data bus and routed to the printer.

In summary, the CPU begins each command cycle with an instruction fetch from the memory unit. The program counter is then incremented in preparation

TABLE 1.1. INSTRUCTION CYCLES OF A DIGITAL COMPUTER

Instruction type	Address bus	Control bus	Data bus
Memory read	Memory cell address	Select memory and read	Contents of selected memory cell
Memory write	Memory cell address	Select memory and write	Data to be written to memory
I/O read	I/O device address	Select I/O and read	Data from selected I/O device
I/O write	I/O device address	Select I/O and write	Data to be written to I/O device