Autotestcon '84

Proceedings

CALCAL.

1000864

Proceedings AUTOTESTCON '84



5-7 NOVEMBER 1984 Sheraton-Washington Hotel Washington, DC

Additional copies may be ordered from: Order Dept. IEEE 445 Hoes Lane Liscataway, NJ 08854

IEEE Catalog Number: 84CH1921-6

Library of Congress Card Number: 83-82463

Copyright and Reprint Permissions Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress St., Salem, MA 01979. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47 St., New York, NY 10017. All rights reserved. Copyright © 1984 by The Institute of Electrical and Electronics Engineers, Inc.



GREETINGS FROM THE CHAIRMAN

When we began planning this year's AUTOTESTCON, Orwell's book, "1984," motivated in part the conference theme "Predictions, Realities and Goals." The Automatic Testing Community has for the past decade been making predictions concerning what ATE would and could be made to do. A moment of introspection concerning these predictions and how well they have been achieved is proper, as well as looking at and assessing new predictions currently being promulgated. The accuracy of predictions must be viewed in terms of what currently exists. Thus, the conference takes a realistic look at where we are today in ATE. Finally, where are we going, what can we really attain, what must be avoided and how can we optimally achieve the attainable.

On behalf of the Instrumentation and Measurement Society, the Aerospace and Electronic Systems Society and the Washington Section of the Institute of Electrical and Electronic Engineers, I welcome you to AUTOTESTCON '84. The AUTOTESTCON '84 program, environment and people provide all of us with an opportunity to learn, contribute and grow.



Michael D. Myles



AUTOTESTCON '84

CONFERENCE COMMITTEE

Conference Chairperson

M. D. Myles Naval Air Systems Command (202) 692-3146

Conference Executive Vice

Arnold M. Greenspan AMG Associates, Inc. (702) 892-5600

Arrangements Chairperson

B. Bendel Prospective Computer Analysts, Inc. (703) 892-2511

Technical Program

J. A. Houston AAI Corporation (301) 628-3620

Conference Co-Vice Chairpersons

S. Schlosser Man Tech International Corporation (703) 683-8422

K. McSweeney Grumman Aerospace Corporation (516) 575-2173

Publications Chairperson

K. Batchellor Giordano Associates (703) 920-4024

Publicity Chairperson

Rocco Prisi, Jr. Harris—GSSD (516) 364-0400 ext. 2572

Finance Chairperson

D. Henry Harris—GSSD (703) 920-8222

Exhibit Chairperson

R. Copley TPS Associates, Inc. (201) 255-5766

Exhibit Co-Chairperson

A. Pupa TPS Associates, Inc. (201) 920-7240

Registration Chairperson

B. Gollomp Bendix Corporation (201) 288-2000

Registration Co-Chairperson

Josephine T. Barstow Man Tech International Corporation (703) 838-5683

Awards & Recognition Chairperson

R. Brocchi Prospective Computer Analysts, Inc. (703) 892-2511

IEEE Liaison Chairperson

Lauren J. Rueger APL (301) 953-7100 ext. 3078

Spouses Program Chairperson

R. Greenspan AMG Associates, Inc. (703) 892-5600

DOD Liaison Chairperson

P. Gross Naval Electronics Systems Command (202) 692-2035

Authors Index

Ackerman, P. M., 98 Agre, J. R., 279 Alexandridis, M. G., 390

Babineau, E. K., 386 Baroni, R. A., 103 Battaglia, M., 60 Bean, L. K., 390 Blankenship, G. C., 223 Bussert, J., 272

Cantone, R. R., 356 Cardani, J. C., 34 Cartledge, B., 306 Clous, C. E., 216 Coletti, V., 315 Collin, L. T., 197 Croke, D., 344 Cross, O. B., 340

Deckert, J. C., 390 DeHoff, R., 256 de Mare, G., 250 Dolny, L. J., 256

Emas, E. M., 212 Erikson, L. E., 124 Esser, A., 80

Fay, J. E., 322 Flemming, R. 256 Florio, D. S., 98 Frush, N. W., 109

Garnor, M. W., 356 Garg, J. S., 340 Geordano, P., 250 Geordon, I. R., 117 Granieri, M., 362

Halford, C. E., 43
Hall, D., 14
Hall, D. D., 272
Harrington, K., 350
Harris, W. J., 236
Hartwell, R. E., 209
Hegner, H. R., 186
Henning, C. G., 48
Hessel, T., 287
Hoch, P., 68
Hopkins, J. S., 223
Howe, P. M., 1
Hsu, I.-C., 109

Isley, J. L., 124

Jackson, P. C., 80 Jacobsson, B. R., 132 Jeppson, M., 14 Josselyn, J., 256

Kampf, R. J., 298 Karalekas, N., 298 Keefe, W., 362 Kleinosky, P., 249 Kozeny, E. C., Jr., 335 Kronau, T. K., 292

Lander, W. B., 356 Landers, J., 344 Lane, L. L., 331 Langone, J., 409 LeMay, R., 14 Lemone, K. A., 322 Liberati, G. L., 124 Lockwood, M. J., 331 Lougee, W. P., 390 Loveman, D. B., 170

Marantz, H. V., 80 Marcus, J. D., 380 Mark, A. J., 170 McAdams, J., 249 McNamee, T., 362 Mehl, C. R., 43 Melendez, E. M., 164 Merrit, J. C., 370 Milles, G. A., 150 Mitchell, J., 87

Novotny, R. F., 405

Pattipati, K. R., 390 Pemberton, K. G., 306 Powell, B., 66 Price, R. F., 56 Pullo, F. A., 142

Rairdin, C. A., 376 Raudvere, S., 315 Ray, M. G., 155 Rhame, R. J., 94 Rhodes, D. D., 109 Richter, E. W., 216 Richter, F. H., 298 Rudner, L., 183 Ruhlman, F. A., 9

Sacher, E., 245 Salvarezza, M., 142 Sartain, R. B., 43 Sattley, K., 170 Saucier, P. R., 322 Scharringhausen, R., 136 Schofield, J. W., 306 Schuman, S. A., 170 Scully, J. K., 72 Shaw, J. J., 390 Simpson, W. R., 279 Sprague, G. J., 60 Szilagyi, F., 223

Thiel, M., 250 Tichey, R., 25 Timpanaro, P. L., 170 Tucker, R. W., 19

Weiner, M., 350 Wiley, J. L., 94 Wilkins, T. J., 155 Willging, A. W., 266 Williams, W. L., 228 Woods, W., 14

Yurtal, L. M., 56

MAN OF THE YEAR



Born in Rhode Island, Patrick M. Toscano, attended elementary and secondary schools in Westerly, Rhode Island. Later he served as an Electronics Technician Mate 1/C during World War II with the Navy's 7th fleet, Repair Unit #1, in the Pacific Theater. Selected from fleet competition for NROTC V-12, he attended Ohio State University at the close of World War II. He then went on to earn his BS and MS degrees in Electrical Engineering from the Universities of Rhode Island and Drexel respectively.

Mr. Toscano has been a practicing engineer with RCA since 1950, both as an individual contributor and as a Manager of Engineering groups and projects.

His broad based Service company maintenance experience, coupled with hardware design and management experience have made him an all around contributor to the ATE field.

His early work included fire control, television and communication systems. Later he supervised a group of engineers responsible for the design of advanced data conversion equipment for use in a data link for century series aircraft.

From 1960, he headed various groups of engineers involved in Automatic Test Equipment design, specializing in computer control systems and custom peripheral equipment. The systems for which he was responsible included Multipurpose Test Equipment (MTE), Depot Installed Maintenance Automatic Test Equipment (DIMATE), Land Combat Support System (LCSS) and Equate.

Beginning in 1963, he held responsibility for ATE software involving several engineering groups engaged in test program set development.

In 1974, he was chairman and organizer of a six session IEEE sponsored Colloquium, entitled "Software for the Engineer" presented in Lexington, Massachusetts, and attracting several engineers throughout the New England area.

In 1976, he became active in the program management of several ATE programs with RCA. Amongst these programs were Equate's AN/USM-410 and the AWACS AN/GSM-285.

Currently he is active as a Program Manager on US Army APACHE AH64A ATE contracts.

Mr. Toscano is a Senior Member of the IEEE and has actively participated in Professional Groups in Engineering Management, Information Theory and Electronic Computers. He has published technical papers in several engineering specialties but most recently in ATE related subjects.

He is a registered professional engineer in Massachusetts and belongs to the AIAA, as well as the Association of Old Crows Patriot's Roost.

He is widely known in the ATE community, having interfaced with fellow engineers in industry, as well as in the tri-services over his 34 year tenure with RCA.

Table of Contents

SESSION 1: ATE AND RELATED HARDWARE STANDARDS INITIATIVES		The Bit Implementation of Universal Pin Electronics—A Solution to the Army's Testing Problems of Today and Tomorrow—P. Holub, Army	
Topic: Standards, B. D. Newlin Co-Chairmen: O. Petersons, <i>NBS</i> ; and B. Gollomp, <i>Bendix Corp.</i>		TMD Technical Lab	68
ATE Standardisation in a Large Aerospace Co.— P. M. Howe, British Aerospace Dynamics Group	1	SESSION 4: NEW TESTER TECHNOLOGY-SYSTEM Topic: New Tester Technology, C. K. Anderson	
An Advanced IEEE—716 Atlas ATE System—F. A. Ruhlman, Bendix Test Systems Division	.9.	Co-Chairmen: W. White, TRADOC Hdqs.; and C. Esposito, Grumman	
1750 Megabus Facility for Mate Applications— R. LeMay and W. Woods, Honeywell Customer and	Se	Knowledge Based Guidance in the Automatic Test Environment—J. K. Scully, JKS Systems, Ltd.	72
Special Products; D. Hall and M. Jeppson, Honeywell Military Avionics Div.	14	Initial Physical Implementation—Universal Pin Electronics—P. C. Jackson and A. Esser, <i>Giordano</i> Associates, Inc.; and H. V. Marantz, TRW	80
TPS Transportability in the Mate Environment— R. W. Tucker, AAI Corporation	19	Exploring the Impact of New-Generation Microprocessors on ATE Architecture—J. Mitchell,	
Applying Mate Standards to a Digital Pin Electronics Module—R. Tichey, <i>Honeywell</i>	25	Hughes Aircraft	87
SESSION 2: TESTING NEW TECHNOLOGIES—		An Advanced Concept in System Architecture— J. Langone, Grumman Aerospace Corporation	409
ELECTRO-OPTICS, SPREAD SPECTRUM AND HIGHLY PARALLER SYSTEMS		Emerson EETS—Unmatched Power in a Trendsetting ATE Design—G. C. Wolf and M. V. Piskulic, Emerson Electric Co.	
Topic: Testing New Technologies, R. C. Kurkjian Co-Chairmen: D. C. Iwamura, <i>Naval Weapons Center</i> ; and K. G. Moore, <i>Hughes Aircraft Co.</i>		SESSION 5: HUMAN FACTORS ENGINEERING AND THE OPERATOR/MAINTAINER INTERFACE/ILLITIES	
Navy Laser Systems: Broad Optical Band Testing— J. C. Cardani, Naval Weapons Center	34	Topic: Support Disciplines, D. Anspach Co-Chairmen: D. Foeller, MCAIR; and T. Murphy,	
Automated Electro-Optical System for Production Testing—C. R. Mehl and R. B. Sartain, Martin Marietta		RAIL Co.	
Orlando Aerospace: and C. E. Halford, Memphis State University	43	Autonomous Aircraft and Weapons Maintenance System—Goal, Prediction, or Reality—J. L. Wiley and R. J. Rhame, Rockwell International	94
Spread Spectrum Test Criteria and Methods—C. G. Henning. Rockwell International	48	The Electronic Display Technological and Human Factor Prognoses of the 1960's—The Present State	
An Overview of Parallel Processing Techniques and Critique of Contemporary ATS Support Capability—R. F. Price and L. M. Yurtal, Harris Corp. GSSD	56	of the Art and Projected Technological Trends— H. J. Patterson, Pacific Missile Test Center	
SESSION 3: INTEGRATED DIAGNOSTICS		Enhancing the Effectiveness of Automatic Test Equipment Through New Look Documentation— D. S. Florio and P. M. Ackerman, Sanders Associates,	
Topic: Design for Testability, P. C. Jackson Co-Chairmen: D. Hall, <i>NOSC</i> , and G. Neuman, <i>GAI</i>		Inc. Writing Test Programs that Are Maintainable—R. A.	98
IDSS—A Systems Approach to Integrated Diagnostics—G. J. Sprague, Harris Corp.: GSSD; and M. Battaglia, Naval Electronics Systems Command	60	Baroni, U.S. Army ARDC SESSION 6: ATE MANAGEMENT	103
Generic Integrated Maintenance Diagnostics (GIMADS)—B. Powell, USAF	66	Topic: Management, G. E. Marron Co-Chairmen: G. Jensen, ASD; and D. Adam, Rockwell	

Table of Contents

+0000854

[4] [[[[[[] [[] [] [] [] [] [] [] [] [] []			
Modeling for ATE System Engineering and Test		SESSION 9: SOFTWARE STANDARDS THAT	BESSION
Assets Management—D. D. Rhodes, IC. Hsu and		INFLUENCE ATE	
N. W. Frush, Sperry Electronic Systems	109	10013	** *
ners) and long, ewill read Am.	1 10 (0.5)	Topic: Standards, B. D. Newlin	Tours - biggs
Micro-DBMS Applications for the ATE Industry-I. R	£-1100	Co-Chairmen: C. Walton, NAEC; and S. Sherr, IEEE	estarrism ()
Gordon, Support Systems Associates, Inc.	117	그렇게 되었다. 그는 그리고 그리고 하는 사람들은 사람들이 가장 아이들이 그리고 아이들이 아이를 하는데	
the state of the s		Problems with Implementation of 716 Atlas—E. M.	
ATE Quantity Optimization-L. E. Erikson, J. L. Isley,		Emas AMG Associates, Inc.	
and G. L. Liberati, Westinghouse Electric Corporation	124	Emas Aina Associates, mc.	212
SRELIEGERULGSYL C. K. Anderson Level Life and Level	oT way.	Development of a C/Atlan Validation Coltan E. H.	
A New ATE Concept or the Swedish JAS Aircraft—	coannisa	Development of a C/Atlas Validation Suite—F. H.	A CONTRACTOR
B. R. Jacobsson, FFV Maintenance	122	Richter and C. E. Clous, Technology Development of	200 MEANWARD
The state of the s	132	California	216
Testing F/A-18A Avionic Shop Replaceable	Hedge Be		•
Assemblies (SRA's) with the Hornet Test Equipment	-Integration	Implementation of 716 C/Atlas in the Real World—	THE BERGES
(HTE)—R Scharringhausen, McDonnell Douglas		G. C. Blankenship, J. S. Hopkins and F. Szilagyi,	CHE MEMBER
Corporation The Industry McDolline Douglas	BOLLYNG!	Westinghouse Electric Corporation	223
C. Jackson and A. Essel, Glordand	136	ca Dec 1	moles and
Cund II. V. Maronus, TRW- 80 to		MIL-STD-1553: Implementing a Successful TPS	
SESSION 7: TEST SOFTWARE GENERATION		Strategy—W. L. Williams, AAI Corporation	228
note sense was to sessen	jeni gnin.	argia et la	THE THE PERSON OF THE
Topic: Software, R. Oishi	probesso	An Atlas Preprocessor for IEEE 488 Instruments—	
Co-Chairman: D Croke, NAVAIR; and A. Lowenstein,		R. A. Lindley and R. L. Prenoveau, RCA Automated	
PCA		Systems	
Concept in System Architecture—	beorgati	A nA	
TPS-PTS; A TPS Productivity Tool Set—F. A. Pullo			1 1
and M. Salvarezza, Grumman Aerospace Corporation		SESSION 10: TESTING NEW TECHNOLOGIES	· IS HORREST
and W. Salvarezza, Gruffillian Aerospace Corporation	142	MODERN DIGITAL SYSTEMS	
Schematic to Alles C A Mills AALO	A problem	SPECIFICH AND HOMEVER PARALLER	
Schematic to Atlas-G. A. Milles, AAI Corporation	150	Topic: Testing New Technologies, R. C. Kurkjian	
Automatic Generation of TPS Documentation		Co-Chairmen: M. Meth, OASD(MI&L)WS; and H. M.	
Utilizing a Common III T Date Documentation		Grove, TRW or S. A responding us I well	
Utilizing a Common UUT Data Base—T. J. Wilkins	H IZ MOR	D. C. twainura, Kaval V. e. conts Center.	nominado-e."
and M. G. Ray, GTT Industries, Inc.	155	Testing the F/A-18 Digital Flight Control Computer—	
Exercise ATE Factor to B. REITLINGS AT 1991	44	W. J. Harris, McDonnell Douglas Corporation	236
Emerging ATE Engineering Design Tools—E. M.		vsteins: Broad Delleat Sand Testing	Navy Laser S
Melendez. RCA Automated Systems	164	Adapting Built-in-Test for Component-Level Fault-	
Atlas Tost Support Full-		Isolation—E. Sacher, Cirrus Computers Limited	245
Atlas Test Support Environment (ATSE)—D. B.		ectro-Optical System for Production	B betsmotuA
Loveman, K. Sattley, P. L. Timpanaro, and S. A.		Testing New Technology Microelectronics in	Testing F
Schuman, Massachusetts Computer Assoc.; and A. J. Mark, Datamark, Ltd.		Space—D. J. Berrier. The Aerospace Corporation	Unlaind Nerge
noe walk! I. Lawrings I to norther F.	170	Have Care and the state of the	Utowerstly,
be whom the state of	Rhame. B	Enhancing Self-Test With Al-P. Kleinosky and	
SESCION OF NO. SI FORDOWS		J. McAdams, RCA Corporation and brus stration leaf mus	249
SESSION 8: NON-ELECTRONIC TESTING		en international	Helman Buch
Torris, Non Chart of St Tuesto C add a nage and to see			
Topic: Non-Electronic Testing, H. Kohler	buaha :	SESSION 11: TESTABILITY ANALYSIS OF A TOTAL AND TO	An Overview
Partic utisse fest Caner	mor supp	If emiliary ATS Support Carability HILL	Cremower of Ki
		Topic: Design For Testability, P. C. Jackson	15 99199 H H
Generation Testing and Diagnostic System		Co-Chairmen: W. Hays, NSWC; and K. Wilkinson, GAI	
Bullibo an Aircraft Engines—L. Rudner, Pratt		AND THE PROPERTY OF THE PROPER	
& Whitney Aircraft - north and a comment of the com	183	TRI-MOD A Mission Effectiveness Testability	are Monach
		Analysis Model—G. DeMare, F. Giordano, and	
An Approach to Built-in-Test and On-Line		M. Thiel, Giordano Associates	neo Caloc
Nonitoring for Shipboard Nonelectronic Systems—	d hat o	Will NOSC and G Nauman GAD	250
R Hegner, ManTech International Corporation	186	Early Design Tradeoffs of Test Strategy	
The leading College of the College o		Effectiveness and Support Cost—R. Flemming,	ings A Elegi
The Inertia Collection Transient Test System—L. T.		J. Josselyn, L. J. Dolny, and R. De Hoff, Systems	las Laurineiti
Collin, Chalmers Tekniska Hogskola Turan apparlant at	197	Control Technology, Inc.	- Defed
			256
Enhanced Testability with an Automated Field		The Evolution and Design of a Table 1995 and Table 1995	with amorat
Portable Diagnostician—R. E. Hartwell RCA	inomitier	The Evolution and Design of a Testability Data	
Stanfated Systems	209	Base—A. W. Willging, The Singer Co.	266
		Testability Measures and Life O	
		Testability Measures and Life Cycle Cost—	
		J. Bussert and D. D. Hall, Naval Ocean Systems Center	272

Authors Index

Experiences Gained in Testability Design Augmenting the Development of Test Requirements Tradeoffs-W. R. Simpson and J. R. Agre, ARINC Documents Using dBase II-E. C. Kozeny, Jr., M. albabasxelA Research Corporation 279 McDonnell Douglas Corporation Babineau, E Structured Atlas Programming Techniques-O. B SESSION 12: NEW TESTER TECHNOLOGY-Cross, and J. S. Gerg, ITT Avionics INSTRUMENTATION Battaglia, M., 60 Competitive Procurement in TPS Acquisition 28 A 1 need 8 Topic: New Tester Technology-C. K. Anderson Lessions Learned-D. Croke and J. Landers. Naval Air language 8 Co-Chairmen: J. Lincoln, SAALC: and W. Skowron, HP Engineering Center Automatic Electro-Optical Support Test Equipment— TPS Development Tracking System-M. Weiner and T. Hessel, Grumman Aerospace Corporation 287 K. Harrington, AMG Associates The Fairchild MIL-STD-1553 Advanced Bus Analyzer-T. K. Kronau. Fairchild Communications and SESSION 15: SYSTEM SOFTWARE Electronics Co. 292 Topic: Software, R. Oishi Multifunction Interface Unit-A Building Block for Co-Chairmen: H. Kaunzinger, CECOM; and R. Oishi. ATE-E. A. Cockey and P.W. Skeberdis, Westinghouse TYX Corporation Electric Corporation IN-ATE/2: Interpretating High-Level Fault Modes-New Microwave Capability for the AN/USM-410(V) R. R. Cantone, W. B. Lander, and M. W. Gaynor, Automatic Test System-E. W. Richter and R. J. **Automated Reasoning Corporation** Kampf, RCA Automated Systems; and N. Karalekas, CECOM An Approach to an Open-Architecture Functional Design of 298 Testing System-M. Granieri, W. Keefe, and SESSION 13: A SOFTWARE MELANGE T. McNamee, ManTech International Corporation Topic: Software, R. Oishi Evolution of a Functional Simulator System as an Management Co-Chairmen: H. Kaunzinger, CECOM; and R. Oishi, Aid to Test Program Set Development—J. C. Merrit, B. J. nozaln B TYX Corporation Technology Development of California A Standard Language for Instrument Control-A Software Executive for Menu-Driven Programs-SLIC-J. W. Schofield, K. G. Pemberton, and C. A. Rairdin, Rockwell International B. Cartledge, Teŝt' Systems, British Aerospace Dynamics Group Performance Modeling in the ATE Environment-306 J.-D. Marcus, Harris Corporation/GSSD Hits Modelling Language—A Simple Solution to Complex Modelling Problems-V. Coletti and S. Raudvere, Grumman Aerospace Corporation G mor M W. 356 SESSION 16: THE IMPACT OF CHANGE G. rg, J. S. 340 Implementing IEEE Standard 716 C/Atlas-J. E. Fay, P. R. Saucier, RCA; and K. A. Lemone, Worcester Co-Chairmen: J. Davids, ASD/AEGB, and J. R. Weger, R. J. nobic D. Polytechnic Institute 322 AAI Corp. Granieri M. 362 A Contractor's Perspective of the USAF Mate A Structured Approach to VLSI Circuit Test System Software-L. L. Lane and M. J. Lockwood, Generation-E. K. Babineau, Singer Co. General Dynamics Electronics 331 Confidente: A Computer-Based Design Aid for the Optimal Synthesis, Analysis, and Operation of SESSION 14: TPS MANAGEMENT Maintenance Facilities-K. R. Pattipati, J. J. Shaw, L. K. Beean, M. G. Alexandridis, W. P. Lougee, and J. Topic: Management, G. Marron C. Deckert, ALPHATECH, Inc. Hartwell, R. E. S Co-Chairmen: M. T. Najarian, NAVAIR; and J. Roche, MCAIR Supporting GPS with Mate Test Systems—R. E.A. D. O. prinnel-Novotny, Rockwell International Hessell, T., 287 TRADOC's TMDE Objectives Through 1990-*Manuscript not available for publication. W. Jaissle, U.S. Army Logistics Center Howe, P. M. 1

ATE STANDARDISATION IN A LARGE AEROSPACE COMPANY

Paul M. Howe, Manager, Engineering and Technology, Test Systems

British Aerospace Dynamics Group P.L.C.

Stevenage, England

ABSTRACT

The Dynamics Group of British Aerospace produces numerous high technology weapon system products which are in use with all branches of the Armed Services. The Group is comprised of a number of independently accountable, geographically divorced Divisions. This paper describes the formulation and implementation of a Group Test Policy, the approaches to standardisation, and the advantages gained over a three year period.

INTRODUCTION

British Aerospace Dynamics Group is a major U.K. supplier of Guided Weapon Systems and associated high technology products. The Group employs some 23,000 people in six main Divisions spread throughout Britain.

Whilst each Division is independently accountable and has specific project management responsibilities, the diversity of skills and facilities required to contribute to high technology products makes interoperability an important consideration. Similarly, the crucial need for high reliability and availability of weapon systems dictates extensive testing, and the associated costs must be continuously and critically examined. A common test policy implemented throughout the Group was seen as a major contributor to Company strategy in the areas of interoperability and effectivity.

In 1981 a Group Test Policy Committee was established, with a mandate to formulate and implement a common approach to all test aspects of new weapon system developments. There were considerable obstacles to the achievement of a common test policy, such as large capital investments in existing facilities, differing Divisional operating procedures, and so on. However, in three years many

changes have been made which contribute to the common test policy goal, and this paper deals specifically with the techniques now adopted throughout the Group for the test of printed circuit assemblies and electronic line replaceable units (L.R.U.).

OBJECTIVES

The Group Test Policy Committee initially defined a number of objectives which would form the basis of a policy. These objectives would not necessarily be identically implemented by each Division, but would lead to sufficient commonality to satisfy the interoperability criteria. Amongst the most significant of these objectives were:

- i. To establish common testability criteria to be applied to all new products.
- ii. To define common design rules reflecting these criteria for incorporation within relevant Divisional handbooks, standards and procedures.
- iii. To define common test philosophies to be applied to each level of asssembly e.g. components, bare boards, populated boards, L.R.U. etc.
- iv. For new investment, to adopt a common standard for major test facilities.
- v. To establish a direct relationship between development, factory and field test facilities, with maximum commonality, particularly of software.
- vi. To optimise the use of built-in-test and built-in-test equipment in the factory and field environments.

Against this background, the methods used by each Division for the test of printed circuit assemblies and electronic L.R.Us were assessed, and revised common policies formulated.

TEST OF PRINTED CIRCUIT ASSEMBLIES

In establishing a test policy for printed circuit assemblies it became evident that two different categories of assembly existed. Missile flight equipment generally contained a relatively small number of different assemblies, was produced in high volume, and was subject to a relatively low modification rate. Ground Equipment, however, contained a large number of different assemblies, was produced in low volume, and was subject to a much higher rate of modification.

The test approach generally in use was to subject the assemblies to functional test, using either general purpose ATE of various types or special-to-type automatic/semi-automatic test sets. In some instances in-circuit testing was being used in an automatic inspection role to eliminate manufacturing defects.

In examining the effectiveness of this approach a number of factors emerged:

- i. The cost of producing functional test programs for general purpose ATE was high in terms of both cost and skilled engineering resource, and was constantly rising.
- ii. Diagnostic programs were even more expensive to produce, and were often inadequate.
- iii. In-circuit testing, even using the passive and static techniques then available, was very cost effective. However, the use of different machines for in-circuit and functional test made programming and fixturing costs higher than necessary.
- iv. Apart from the cost, the time to produce and modify test program sets was too long, causing the test resource to lag behind production requirements. Similarly development model testing was largely by "knife and fork" techniques, since production equipment and procedures lacked the flexibility and speed of response to new/modified designs necessary to assist with this stage of testing.

The proposed solution was to adopt a combinational approach, in which the facilities to perform in-circuit component test and functional test from the edge connector were combined in one suite of equipment. This approach would enable testing to be optimised to the particular requirement, for example functional testing coupled with in-circuit diagnostics, in-circuit testing followed by functional test, functional testing of

complex sub-sections in conjunction with in-circuit testing and so on.

For the policy to show significant advantages a number of criteria had to be satisfied. These included:

- i. The chosen equipment had to provide the resources for in-circuit component test and hybrid functional test in a modular fashion, thus allowing the equipment to be economically configured to the requirements of a particular project, but enabling quick enhancement to meet a new requirement without any loss of integrity.
- ii. The equipment had to provide the ability to perform dynamic in-circuit testing of complex digital devices.
- iii. Since much of the data necessary to produce the test program resided in either computer aided drawing or computer aided design data bases, the equipment should be capable of interface with these facilities.
- iv. The application software language and associated tools should help to make programming as simple as possible.

The CAD Interface

The generation of an in-circuit test program generally follows a standard pattern. The topography of the board under test is entered into the ATE in terms of component description and interconnection data, often in response to menu instructions. This is a low skilled, but time consuming task, perhaps taking two days for an average board. An automatic test program generator, (ATPG), then uses this data to assemble the test program from a series of device models held in libraries. These models are essentially functional test programs in their own right, and are either provided by the ATE manufacturer as part of a standard library or written by the test programmer. The ATPG modifies standard device models to suit the particular circuit configuration, applies automatic guarding algorithms etc., and outputs a test program and fixture wiring information.

Within the Dynamics Group, certain common computer aided design and drawing systems had, or were being, established. Similarly site communications networks based on broad band systems and local area networks were also being implemented.

From the beginning the combinational test equipment was therefore made an integral part of the Computer Aided Engineering network. The computer aided drawing data

base was accessed to provide the component and net list information necessary, and this was processed to provide the correct file format for down loading to the ATPG. Additionally most new designs incorporate custom or semi-custom devices, designed using simulators such as Hi-Lo and Tegas. Part of the design process is theoretical evaluation using test programs generated with the aid of these simulators. By providing suitable post processors, the programs could be automatically converted to device models suitable for use by the in-circuit test equipment, and indeed the provision of such models is now a procedural requirement of the design process.

Standardising on the test equipment has the added advantage that the prime equipment designer is aware of the performance of the equipment which will be used to test his design, and can therefore ensure that problems such as timing conflicts between the requirements of his test program and the capability of the test equipment are avoided.

Finally the physical layout information resident in the computer aided drawing data base can be used to optimise probe placement and to generate a drill tape for the manufacture of the bed-of-nails interface.

By placing the test equipment on the site communications network, other advantages such as central program storage and the associated configuration control, access to the central defect data bank for defect data recording and analysis etc., are also gained.

The result of making the test equipment an integral part of the CAE system from the outset has been that the in-circuit portion of the test program, and the fixture manufacturing information, is now generated largely automatically, with consequent reductions in costs and timescales.

Other Changes

In addition to the test equipment itself, other significant changes were necessary to ensure the maximum cost effectiveness of this method of testing. Firstly, it was apparent that little could be achieved in reducing the cost of fixturing whilst board sizes, component layout, connectors etc, had no standardisation. The constraints of missile flight equipment in terms of space envelope and profile, component density etc., meant little could be achieved in this area. However, since these were the high volume/low modification assemblies, the cost of special fixturing was easily justified.

For ground equipment, however, the adoption of a common standard would significantly reduce the test cost. The result has been that new product designs are now based on the eurocard standard, and that components (or at least the associated test points), are placed on a standard grid matrix, with the test points arranged on a 0.05 inch matrix for boards up to 100 x 160 mm (single eurocard) and on a 0.1 inch matrix for boards up to 160 x 233.4 mm (double eurocard).

For ground equipment the double eurocard is now the normal standard, and this has enabled the adoption of a universal fixturing technique incorporating compliantly mounted, steerable pins. The only part of the fixture which is therefore unique to the board under test is the steering plate. This approach has not only dramatically reduced the cost of fixtures, but has contributed to the feasibility of deploying combinational equipment in a field test vehicle, since the volume necessary to store the fixture in so considerably reduced.

To gain maximum benefit from combinational testing, the amount of functional testing performed must be reduced to a minimum, since functional programming remains the engineeringly intensive activity. can be achieved provided that the information gained by dynamic component measurement is considered when assessing the overall performance requirement, and the amount of functional testing reduced accordingly. However, customer requirement dictated that interchangeability was ensured by full functional performance demonstration from the edge connector, and this was reflected in the format and content of test specifications prepared to the accepted standards.

Considerable negotiation was necessary with customer authorities in order that the full benefits of combinational testing could be realised. Technological evidence as to the safety of back driving techniques, methods of ensuring integrity of device models and many other criteria had to be satisfied before the technique was endorsed and a new format of test specification, which whilst still test equipment independent was no longer test method independent, was accepted. The specification format now accepted comprises three parts. Part one defines the interchangeability requirements which have to be satisfied, in terms such as defined transfer functions. Part two has three sections, a network listing, a listing of device model specifications against which the individual components will be in-circuit tested, and a statement of any necessary functional test

parameters. It is, however, the combination of the individual device tests, and the 'end to end' functional tests, which together demonstrate the interchangeability criteria specified. For completeness, part three then defines in-process conditioning requirements.

The advantages gained from the adoption of combinational test and the associated design rule changes have been significant. The cost of producing test program sets has been reduced to an average 25% of its previous level. Perhaps just as important, due to the largely automatic nature of the process, the dynamic in-circuit test program and fixture can be produced and evaluated very quickly (typically 2 to 3 weeks), thus making the provision of a test package in the timescale required by development a viable proposition. Thus a design engineer can now be provided with not just a manufactured prototype board, but one that has been tested to a high level of confidence.

The impact on production has been equally significant. Delays in the production process caused by the late availability of test program sets have been largely eliminated, and the use of a common standard of equipment has reduced logistic and maintenance problems, whilst giving production managers flexibility in dealing with peak workloads and equipment failures. The accuracy achieved in fault diagnosis is also considerably improved, leading to less time in the rework cycle, improved throughput, and less scrap.

There are, of course, some areas of difficulty. The increasing use of ceramic substrates and leadless components complicates the electrical interface. Also, whilst ground equipment boards are no longer conformally coated, solder resist only being used, the same is not true for flight equipment where the physical properties resulting from conformal coating are still required. For this type of board, final test must still be fully functional from the edge connector.

Few tools exist to assist with the analysis of circuit designs to ensure that back driving does not stress components beyond the levels established by the technology authorities, thus placing considerable responsibility on the testability review panel. Finally the proprietary nature of some component design information may make the generation of a completely comprehensive model difficult, although this problem is usually avoidable in military equipment designs.

We would not be so rash as to suggest that this policy provides the most effective solution to board test under all circumstances. Other techniques, such as in-circuit emulation, obviously have a place, and where the technology, design or manufacturing volume becomes a dominant factor, deviation from the standard policy is considered. However, in the vast najority of cases the policy can be shown to have considerable benefits which may be reflected in a lower final product cost.

TESTING OF ELECTRONIC L.R.U.

Policy

As with printed circuit assemblies, an initial appraisal was made of the test methods in general use, their weaknesses, and what could be achieved in terms of a common approach to provide an optimum solution. The major factors highlighted by this apraisal were:

i. Technology Changes

The general level of technology appearing in new weapon systems was very different to that contained within currently fielded equipment. Older systems generally contained a high proportion of analogue electronics, were based on point-to-point wiring, incorporated LSI/MSI digital signal processing and relied on visible optics. New systems are processor based, incorporate standard busses, are reconfigurable by alteration of processor memory contents, include a large amount of built-in-test equipment (BITE) and often utilise thermal imaging techniques. Thus the modern L.R.U. falls into one of three categories:

- (a) Processor based, and therefore containing local intelligence.
- (b) Bus structured, and therefore whilst not containing its own processor, intended to communicate with a processor in another part of the system.
- (c) Conventional, i.e. neither processor based or bus structured. This last category of L.R.U., now in the minority, was the only one really suited for test by conventional functional ATE, which was the primary method in general use.

To test the other categories of L.R.U. by conventional means generally entailed inhibiting the internal processor of the unit and taking over its bus functions. The disadvantages of this approach were that interfacing to the bus required complex pin electronics, high test speeds were required at the bus, test programs were long and complex and the overall test sequences were slow compared with the actual execution of the test patterns.

If, instead of implementing the tests from an external equipment, the intelligence within the unit could be exploited by loading test routines and executing them within the unit itself, then these disadvantages could be eliminated. move of intelligence from the test equipment to the unit under test would have significant impact on the design of both the test equipment and the application program language. In effect the L.R.U. would contain the test program sequence, and all that would be required is relatively "dumb" instrumentation. This is obviously an over simplification, and in practice there must be a balance of intelligence between the test system and the unit under test. In order that each part of this new distributed test system may be aware of what the other half is doing, communication channels need to be established.

Such a concept not only impacts on the test hardware required, but demands a test language with facilities to describe communications protocols, file handling capability, etc.

Equally the designer of the BITE would need to consider its role in other than its primary operational mode. In general for operational purposes BITE sensors are required to give go/no go decisions only, such that the operational software may cause the system to enter a regressionary mode or initiate some other action. Provided the primary software contained the necessary "hooks", test software could access and calibrate the BITE sensors, enabling them to be used as part of the test and fault diagnosis strategy.

ii. Factory/Field Compatibility

It was immediately evident that no real commonality existed between the testing carried out in the development laboratory, in the factory production test environment, or in field deployed test and repair facilities. With regard to factory and field in particular, essentially the same task of providing a test program set was being performed twice, quite independently, in the factory normally using commercial general purpose functional ATE, and in the field using ruggedised military standard ATE configured to the requirements of a particular weapon system.

There were, perhaps, understandable reasons for this situation. On a technical front, in the factory the build of a unit might be in stages, with testing performed at various levels of assembly. This process could be regarded as "bottom up", wherein the test time would be reasonably constant for every assembly.

In the field, the opportunity to stage build does not exist. The requirement is to identify the failed component in the shortest possible time with the least disturbance to the rest of the assembly, or what could be considered "top down". Contract phasing, whereby the requirement for field test facilities was the subject of quite separate contracts from production (and hence the production test facilities) was another problem, as were considerations such as relative skill levels, documentation standards and so on.

Perhaps the most significant reason, however, was that a weapon system is usually the product of a number of companies acting in sub-contractor or co-contractor roles. Thus, whilst the field facility addressed the test requirements of the entire weapon system, the factory facilities used by the various contractors would be subject to their individual Company policies and the test envelope of their particular sub-system.

It was obvious however, that if factory/field compatibility could be achieved then considerable benefits would The fact that test software was accrue. developed only once for both environments would lead to considerable cost reductions, field software would be available earlier and there would be direct correlation between field and factory results, easing defect investigations and readily providing trend data. Cost reduction and earlier software availability was, of course, equally applicable to modifications as to initial release. Secondary benefits, such as the better utilisation of engineering resources, were also accrued.

Returning to the development environment, again there was no direct relationship between this and subsequent echelons of test, other than that the Performance Test Specifications were a product of the development process. In the past, where development testing had been largely hardware oriented, using conventional test instruments, this was not too important. With the current generation of L.R.U., however, much of the development testing was by means of specially written software, and again some carry forward of this software into production would be beneficial.

Taking together, then, the effects of the changing technology of the units to be tested, and the obvious benefits to be gained from a direct relationship between development, factory and field testing, the general requirements for a new type of test facility emerged. These were:

The test equipment should be simpler

than conventional ATE, this being achieved by fully exploiting the L.R.U. technology of processors, standard busses, built-intest equipment, etc.

ii. The equipment should be fully modular, such that factory facilities suitable for a given sub-system could be reconfigured into one overall field facility, or a role change could be readily effected.

iii. The software should be largely hardware independent to protect against obsolescence.

iv. The equipment should be suitable for different project applications.

v. The equipment should meet the requirements of both development and production test by combining the power of a structured high level computer language with the facilities of a test language familiar to a test engineer.


vi. Factory/Field compatibility should be considered from the outset, such that the design considered both the "soft" factory environment and the rugged mobile field environment with minimal compromises.

Against these general requirements the design of an L.R.U. testér, now deployed as standard equipment throughout the Dynamics Group, proceeded.

L.R.U. Tester Concepts

The tester, shown diagramatically in figure 1, may be considered as consisting of three tiers, between which communication is across defined standard interfaces.

At the top level is the CORE which is common to all projects and contains the test controller, peripherals, communications ports, standard instruments and synchronisation facilities. At the next level are those items common to a



total project. The content of this level is variable but at a minimum will contain the weapon system peculiar master processor, which provides the natural environment for the enhanced BITE. software. Normally, common items such as system power supplies reside at this At the final level are the sublevel. system specific items, comprising any necessary special instruments such as video pattern generators and signal analysers, digital/synchro/digital converters, RF instruments and IR equipment such as variable temperature This final level also contains targets. the interface with the unit under test.

The equipment includes a minimum compliment of switching, that mandatorily required for safety purposes such as power supply isolation and a small instrument routing module. In general, however, the type of L.R.U. to be tested does not demand the large switching matrices found in conventional ATE, since most testing is via the data highways.

CORE Configuration

The CORE controller is based on Motorola 68000 Series microprocessors. These processors provide suitable architecture, memory size and speed, and represent low cost industry standard devices. A long life cycle could be expected due to the large user base and the device family is generally upward compatible. The controller provides a number of standard interfaces including the IEEE 488 bus for instrument control, RS 232C and SASI interfaces and, in particular, MIL-STD 1553B interfaces.

The MIL-STD 1553B interface has been designed with a high degree of comprehensiveness to enable both test and communication functions to be performed, since this bus represents the primary data highway in the majority of modern weapon systems. The interface provides bus control (with error generation), multiremote terminal simulation and full bus monitoring facilities.

The controller also includes synchronisation facilities such that events may be synchronised either by software command or in response to external triggers.

Completing the CORE are the normal peripherals of terminal, keyboard, printer, floppy and Winchester disks, all of which may be chosen to suit the particular operating environment, a small range of standard instruments (e.g. DMM, Timer/Counter etc.), and an instrument routing module which may be expanded as required.

The Test Language

In considering the test language, the differing requirements of development and factory/field environments had to be satisfied. The development engineer, in addition to controlling test resources, may need to perform complex processing tasks, whereas the test engineer needs to address test resources in terms with which he is familiar.

The result of these considerations was the design of a Standard Language for Instrument Control (SLIC). SLIC is a high level test language which, although it is resource dependent, is closely aligned with IEEE ATLAS statements. It also has the full power of a structured general purpose language.

The current implementation of SLIC uses ISO Pascal as the underlying, or carrier, high level language. The International Standards Organisation definition of Pascal is a very basic and restricted form of the language, conforming to the original definition in most respects, and the vast majority of Pascal compilers will compile ISO Pascal/SLIC programs without modification. SLIC is grafted onto the existing language by including in the subprogram library of the language a series of new procedures, the SLIC procedures. A test program consists, therefore, of a Pascal program with the SLIC statements appearing as calls to these procedures.




FIGURE 2 PASCAL AND THE STANDARD LANGUAGE FOR INSTRUMENT CONTROL

At execution time, these procedure calls invoke a runtime package, also written in the carrier language, which causes test resources to be controlled, usually but not always, via the IEEE 488 bus.

An important design aim and feature of SLIC is the reduction of problems caused by the obsolscence of the components of an automatic test system. SLIC does not contain the particular commands for resources used in an ATE, but translates from the statements to the instrument commands by means of tables which are held in source form in memory or on disk. It is therefore possible to alter the resource performing a particular function by preparing a new instrument table, a relatively trivial task. Use of SLIC thus allows resources of the same generic type to be changed when required without modification or recompilation of the test The general elements of a program. Pascal/SLIC program are shown in Figure 2.

The names and functions of SLIC verbs, nouns and noun modifiers have been chosen to give a close correspondence between SLIC and IEEE ATLAS. The production of an ATLAS to SLIC translator is therefore facilitated, allowing the industry standard specification language to be closely coupled with a flexible and powerful machine dependent language.

The availability of standard high level language resources makes SLIC especially suitable for use in development applications. Testing can thus be made consistent and synergistic throughout the life cycle of the product, from development through production, to field repair.

The Operating System

Application test programs are prepared and executed under a version of UNIX. UNIX was chosen for the facilities offered, the fact that it represents an industry standard operating system and is commercially available at a low cost. In the particular implementation chosen real time features are available sufficient for instrument control via the IEEE 488 bus. For more demanding operations an alternative real time operating system is available.

Sub-Contractor Involvement

As previously stated, for a common factory/field policy to show maximum benefit, all contractors involved in the production of weapon system components must follow the same policy. For this to be achieved the policy must be both technically and commercially attractive.