# Proceedings

International Conference and Exhibition on

# Multichip Modules and High Density Packaging

**MCM 98** 

April 15-17, 1998
The Adam's Mark Hotel
Denver, Colorado

# Proceedings

## 1998

# International Conference on Multichip Modules and High Density Packaging

April 15-17, 1998 The Adam's Mark Hotel Denver, Colorado

Sponsored by:









# Assembled and Edited by the Technical Program Committee and the IMAPS Staff

# Proceedings 1998 International Conference on Multichip Modules and High Density Packaging

Permission to Reprint or Copy

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923 U.S.A. For other copying, reprint, or republication permission, write to IEEE Copyrights Manager; 445 Hoes Lane, PO Box 1331; Piscataway, NJ 08855 U.S.A.

Additional copies of this Proceedings may be purchased from:

IMAPS 1850 Centennial Park Drive Suite 105 Reston, VA 20191-1517 U.S.A. Tel: 888-GO-IMAPS; Fax: 703-758-1066

E-mail: IMAPS@imaps.org

or

IEEE Service Center 445 Hoes Lane Piscataway, NJ 08855-1331 U.S.A. Tel: 1-908-981-0060 or 1-800-678-IEEE

Refer to the Catalog Number or ISBN printed below.

Copyright © 1998
Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved
Printed in the U.S.A.

ISBN [0-7803-4850-8] Softbound Edition ISBN [0-7803-4851-6] Microfiche Edition

Library of Congress: 98-84630

IEEE Catalog Number: 98EX154

# Message from the General Chair

Welcome to the 7th International Conference and Exhibition on MCMs and High Density Packaging. This is your opportunity to see leading edge products from more than 74 exhibitors and hear the latest technology presentations from over 100 speakers. Six Professional Development Courses are also offered by industry experts to provide an in-depth treatment of timely topics. In addition, the social functions hosted as part of the conference will provide you the opportunity to network with the leaders in this industry. With over 1,000 attendees, this is the industry's largest Conference dedicated to MCMs and high density packaging.

Now in its 7th year, the Conference name has been expanded to reflect the evolution in technology and applications since 1992. The MCMs most commonly envisioned in 1992 interconnected 60 to 100 chip on a thin film substrate. While this vision was achieved, alternatives were also developed to achieve the optimum balance of density, cost and performance for a particular application. For example, the advent of the ball grid array package opened the door for few chip PBGA packages. As a second example, high density substrate technologies developed to address the wiring density demands of MCMs are now being used to interconnect chipscale packages or flip chips with traditional SMT. All of these technologies are interrelated and focused toward common goals. Although the Conference has addressed both MCMs and other high density packaging approaches in its technical program in recent years, the Conference name did not properly reflect this fact. Technical sessions this year on Chipscale Packages (CSP), High Density Interconnect on Flex, and Integrated Passives along with presentations throughout the other sessions, reflect the broader, interrelated approaches to high density packaging.

The Adam's Mark Hotel has completed their renovations and expansion. The Conference registration, technical sessions and exhibits will all be adjacent and on the same level in the hotel. You will enjoy the conveniences of the hotel and its location in the heart of Denver.

The Conference Committee, Session Chairs, Speakers and Exhibitors have all worked very hard to make this Conference a success. I hope you will join with me in extending thanks to them for their hard work.

Again, Welcome to Denver and the 7th International Conference and Exhibition on MCMs and High Density Packaging. Enjoy yourself and discover the latest technology in this rapidly evolving field.

R. Wayne Johnson Auburn University

## CONFERENCE COMMITTEE

GENERAL CHAIR
R. Wayne Johnson
Auburn University

GENERAL CHAIR ELECT René Coté DuPont

TECHNICAL PROGRAM CO-CHAIRS Leonard Schaper University of Arkansas

Robert C. Frye Lucent Technologies

EXHIBITS CHAIR
Cynthia Hernandez
Chip Supply Company

Continuing Education Chair Leonard Schaper University of Arkansas

CONFERENCE ADVISORS
John W. Balde
IDC

W. Kinzy Jones Florida International University

PROGRAM ADVISORS
Richard Sigliano
Kyocera America, Inc.

Philip E. Garrou

Dow Chemical Company

1998 IMAPS PRESIDENT Philip E. Garrou Dow Chemical Company

IMAPS TREASURER Larry Leicht Motorola

IMAPS VP OF TECHNOLOGY Paul Van Loan Hewlett-Packard

IEEE/CPMT REPRESENTATIVE John Stafford Motorola, Inc.

EIA REPRESENTATIVES René Coté DuPont

Eric Samuelson Electronic Industries Association

IMAPS EXECUTIVE DIRECTOR Richard M. Breck IMAPS

IEEE/CPMT EXECUTIVE DIRECTOR Marsha S. Tickman IEEE/CPMT

## TECHNICAL COMMITTEE

**CHAIRS** 

Leonard Schaper University of Arkansas

Robert C. Frye Lucent Technologies

COMMITTEE

Jon G. Aday Motorola, Inc.

Daniel I. Amey E. I. DuPont

Bill Baker Baker Associates

John W. Balde

Charles E. Bauer TechLead Corporation

Eric Beyne IMEC

Howard M. Clearfield Dow Chemical Company

Tom Evans Symbios Logic, Inc.

Raymond A. Fillion GE Corporate R&D

Paul Franzon North Carolina State University

George G. Harman *NIST* 

Chung W. Ho
Micro Module Systems

Happy Holden TechLead Corporation

Dave Kellerman Materials Solutions Jeffrey K. Kennedy Johnson Matthey Electronics

Steven Ladd InterChip System, Inc.

Timothy Lenihan Sheldahl

Albert Lin Apack Technologies, Inc.

Ajay P. Malshe University of Arkansas (HiDEC)

Deborah S. Patterson Flip Chip Technologies

David J. Pedder GECPlessey Semiconductors

Bill G. Petefish W.L. Gore Associates

Greg Peterschmidt Mentor Graphics

Jim Rates Chip Supply Inc.

Glenn A. Rinne Unitive Electronics

Chris Schaffer
Hughes Space & Communications

Rick Sigliano *Kyocera America, Inc.* 

Madhavan Swaminathan *Georgia Institute of Technology* 

Theodore G. Tessier *Motorola, Inc.* 

Richard K. Ulrich University of Arkansas

Jody Van Horn *IBM* 

## 1997 Best Paper Awards

### BEST PAPER OF THE CONFERENCE

SILICON MCM-D TECHNOLOGY FOR RF INTEGRATION R.G. Arnold, C.C. Faulkner, D.J. Pedder, Mitel Semiconductor

### OUTSTANDING PAPERS

DESIGN AND DEVELOPMENT CHALLENGES FOR COMPLEX LAMINATE MULTICHIP MODULES
Christopher D. Cotton and Dennis R. Kling, Raytheon Company; George Sebesta, CECOM RDEC AMSEL-RD-AS-BE

DESIGN CONSIDERATIONS FOR USING INTEGRATED PASSIVE COMPONENTS

James P. Parkerson, Leonard W. Schaper, University of Arkansas (HiDEC); Timothy G. Lenihan, Sheldahl Corporation

## BEST PAPER OF SESSION

Session WA1: Markets & Infrastructure (Chairs: Rick Reid and Howard Green)

A PROCESS TO IMPROVE CAPABILITY IN NORTH AMERICAN ELECTRONICS MANUFACTURING Ron Gedney and Jim McElroy, NEMI

Session WA2: MCM-C and MCM-D (Chairs: Tom Ross and Steven Annas)

A NOVEL THICK FILM ON CERAMIC MCM TECHNOLOGY OFFERING MCM-D PERFORMANCE Peter G. Barnwell and Jim Wood, Heraeus Inc., Cermalloy Division

Session WP1: MCM-L (Chairs: Bill G. Petefish and Carl V. Reynolds)

MCM-L Substrates Fabricated Using Patterned TLPS Conductive Composites

Goran Matijasevic, Catherine Gallagher and Pradeep Gandhi, Toranaga Technologies; Dick Pommer and Raj Kumar, Litronic Industries

Session WP2: Flip Chip and CSP (Chairs: Raymond A. Fillion and Charles E. Bauer)

ADHESIVE BASED FLIP CHIP TECHNOLOGY FOR ASSEMBLY ON POLYIMIDE FLEX SUBSTRATES
R. Wayne Johnson, David Price, Dan Maslyk, Michael Palmer, Stuart Wentworth and Charles Ellis, Auburn University; John Czarnowski and Justin Bolger, Merix Corporation

## BEST PAPER OF SESSION (CONTINUED)

Session THA1: Advanced Materials (Chairs: William R. Bratschun and Rajen Chanchani)

COLAMINATED SINGLE AND MULTICHIP FLIP PACKAGE DEVELOPMENT
Craig N. Ernsberger, CTS Corporation; Sunil Thomas, Texas Instruments, Inc.

SessionTHA2: Interconnect Technologies (Chairs: Marty Neese and Robert Newberry)

THERMOSONIC GOLD BALL BONDING TO ALTERNATE PLATING FINISHES ON LAMINATE MCM SUBSTRATES
Chris Dunn, R. Wayne Johnson and N. Mike Bozack, Auburn University; Cheryl Kromis, Joe Harris and Marnie Knadler, AVEX Electronics

Session THA3: Design and Test (Chairs: Steven Ladd and Carol Marnow)

DESIGN AND DEVELOPMENT CHALLENGES FOR COMPLEX LAMINATE MULTICHIP MODULES Christopher D. Cotton and Dennis R. King, Raytheon Company; George Sebesta, CECOM RDEC AMSEL

Session THP1: Substrate Processing (Chairs: Dale McHerron and Chung W. Ho)

A New Built-up Epoxy Resin PCB Technology for High Density Surface Mount Packaging and Device Attachment Masaaiki Harazono, Yasutoshi Iwata and Seiichi Takami, Kyocera Corporation

Session THP2: Known Good Die (Chairs: Bob Feugate and Larry Gilg)

A WAFER-LEVEL BURN-IN TECHNOLOGY USING THE CONTACTOR CONTROLLED THERMAL EXPANSION
Yoshiro Nakata and Hiroaki Fujimoto, Matsushita Electric Industrial Co., Ltd.; Isao Miyanaga and Shinichi Oki, Kyoto Laboratory, Matsushita Electronics Corporation

Session THP3: Modeling and Analysis (Chairs: Robert C. Frye)

SIGNAL INTEGRITY AND POWER DISTRIBUTION SYSTEM ANALYSIS FOR A 4x4 ATM SWITCH MCM Yee L. Low and Robert C. Frye, Bell Laboratories, Lucent Technologies

Session FA1: New Applications (Chairs: Robert Clarke and Ronald Jensen)

MICROWAVE MULTI-CHIP MODULE UTILIZING ALUMINUM SILICON CARBIDE WITH IN-SITU CAST COMPONENTS AND HIGH DENSITY INTERCONNECT TECHNOLOGY
Bradley Dufour, Michael McNulty and Stephen Miller, Lockheed Martin Government Electronic Systems

I THE STATE OF THE PARTY OF THE

## BEST PAPER OF SESSION (CONTINUED)

Session FA2: Integrated Passives (Chairs: René Coté and Timothy Lenihan)

SILICON MCM-D TECHNOLOGY FOR RF INTEGRATION R.G. Arnold, C.C. Faulkner, D.J. Pedder, Mitel Semiconductor

DESIGN CONSIDERATION FOR USING INTEGRATED PASSIVE COMPONENTS

James P. Parkerson, Leonard W. Schaper, University of Arkansas (HiDEC); Timothy G. Lenihan, Sheldahl Corporation

		041	REFLOW-CURABLE POLYMER FLUXES FOR FLIP CHIP ENCAPSULATION M. Albert Capote, Sherry Zhu, Ligui Zhou, Aguila Technologies, Inc.; R. Wayne Johnson, Jeff Suhling, Auburn University
001	BUILDING A DOMESTIC HIGH DENSITY FLIP CHIP ORGANIC SUBSTRATE CAPABILITY: ITRI/SEMATECH CHIP CARRIER PROJECT Marshall Andrews, ITRI; John DeRosa, Semalech  ADHESION EVALUATION OF ADHESIVELESS METAL/POLYIMIDE SUBSTRATE FOR MCM AND HIGH DENSITY	047	THE FLIP-CHIP BUMP INTERCONNECTION FOR MILLIMETER-WAVE GAAS MMIC Hideki Kusamitsu, Y. Morishita, K. Maruhashi, M. Ito, K. Ohata, NEC Corporation  STUDY OF RF FLIP-CHIP ASSEMBLY WITH UNDERFILL EPOXY Wenge Zhang, Bingzhi Su, Zhiping Feng, K. C. Gupta, Y.C. Lee, University of Colorado
	PACKAGING Hunt Jiang, Bill Chou, Solomon Beilin, Fujitsu Computer Packaging Technologies, Inc.	058	EVOLUTION OF A UNIQUE FLIP CHIP MCM-L PACKAGE Miguel A. Jimarez, Son Tran, Christian Lecoz, Glenn Dearing, IBM Microelectronics
013	A COMPARATIVE ANALYSIS OF RF-CHARACTERISTICS OF HIGH DENSITY MCM-L TECHNOLOGIES Andreas Thiel, Claus Habiger, Gerhard Troster, ETH Zurich/Electronics Lab (IFE)	064	FLIP CHIP ASSEMBLY ON RIGID ORGANIC LAMINATES: A PRODUCTION READY PROCESS FOR AUTOMOTIVE ELECTRON- ICS Michael Witty, Robin L. Sellers, James R. Rosson, Geoff G. Walker, Michael P. Meehan, Robert L. Vadas, Daniel K.
019	MCM/KGD DEVELOPMENT ROADMAP IN JAPAN - EIAJ PERSPECTIVE Toshio Sudo, <i>Toshiba Corporation</i> ; Manabu Bonkohara, <i>NEC Corporation</i>		Ward, Delphi-Delco Electonics Systems
024	CHARACTERIZATION NOTES JOINING FLIP CHIP MCM-L WITH LARGE DIE AND DEFORMED BUMP GEOMETRIES John M. Czarnowski, Diane Hodges, Waseem Adamjee, Christina Corona, Rick Eklund, <i>Motorola SPS</i>		
029	MULTICHIP PACKAGING IN QFPS BY PBO-MULTILAYER HIGH DENSITY INTERCONNECT Norbert Ammann, Harry Hedler, Siemens Components	070	MEMBRANE DESIGN FOR MCM AND BGA SUBSTRATE TEST John Cofield, Mentor Graphics Corporation
		074	PASSIVE COMPONENT INSPECTION USING MACHINE VISION Winney Y. Du, Stephen L. Dickerson, Georgia Institute of Technology
		080	IMPROVING YIELDS THROUGH EFFECTIVE DIAGNOSTICS: A MCM-D/C EXAMPLE Eric Perfecto, Kamalesh K. Desai, Graham McAfee, IBM Microelectronics
035	PREDICTION OF YIELD FOR FLIP-CHIP SOLDER ASSEMBLIES Susan C. Tower, Bingzhi Su, Y.C. Lee, <i>University of Colorado</i>	087	A PROBE ROUTING ALGORITHM FOR MCM SUBSTRATE TEST Bruce C. Kim, Rongchang Yan, Tufts University

		135	THERMAL MANAGEMENT ISSUES AND EVALUATION OF A NOVEL, FLEXIBLE SUBSTRATES, 3-DIMENSIONAL (3-D) PACKAGING CONCEPT W.D. Brown, A. P. Malshe, T. A. Railkar, J. W. Stone, W. T. Sommers, L. W. Schaper, <i>The University of Arkansas(HiDEC)</i> ; T. G. Lenihan, <i>Sheldahl, Inc.</i>
092	CHARACTEIZATION AND OPTIMIZATION OF LTCC FOR HIGH DENSITY LARGE AREA MCM'S Jack B. Thornton, Michael Richtarsic, Lockheed Martin E&M	141	ENHANCEMENT OF MULTICHIP MODULES (MCMs) COOLING BY INCORPORATING MICROHEATPIPES AND OTHER HIGH THERMAL CONDUCTIVITY MATERIALS INTO MICROCHANNEL HEAT SINKS
098	AMI: A NEW THIN FILM SUBSTRATE TECHNOLOGY Eva Igner, D. Hurwitz, B. Yofis, D. Katz, PCB Ltd.		Maurice Marongiu, MJM Engineering, B. Kusha, G.S. Fallon Fluent, Inc.
106	ADAPTING MULTICHIP MODULE FOUNDRIES FOR MEMS PACKAGING Jeffrey T. Butler, Air Force Institute of Technology; Victor M. Bright, University of Colorado; Patrick B. Chu, Tanner Research Inc., Richard J. Saia, G.E. Corporate Research and Development	149	UTILIZING LOW FORWARD VOLTAGE DROP POWER SEMICONDUCTORS TO MINIMIZE HEAT SINKING REQUIREMENTS IN MULTICHIP MODULE DC SOLID STATE RELAYS & STATIC SWITCHING APPLICATIONS Lonne Mays, K. Kime, <i>Motorola SPS</i>
112	A New Concept for Using of A1-Sheet as Integrated Substrate for One or Multichip Module Package Philipp Philippov, <i>Tecnical University of Sofia</i>	155	ALL SILICON MULTI CHIP MODULE WITH A FULLY INTEGRATED COOLING SYSTEM Jorg Pilchowski, A. Holke, H. T. Henderson, T. M. Harms, M. Kazmierczak, F. M. Gerner, <i>University of Cincinnati</i>
118	SOLUTIONS TO CATASTROPHIC YIELD PROBLEMS IN MCM-D INTERCONNECT PRODUCTION Van Vo, Julia Hawley, Raytheon TI Systems	160	GRAPHITE FIBER COMPOSITES FOR CTE CONTROL IN THERMAL MANAGEMENT James C. Calder, Daniel R. Harrigan, William C. Riley, Materials Innovations, Inc.
124	Low Cost MCM Package for Mobile Telecommunications Makota Shimada, Kyocera Corporation		
		165	Managing High-Frequency Signals with MCMs Brian Durwood, Jeff Powell, Paul Ruttencutter, Maxtek Components Corporation
129	THERMAL MANAGEMENT FOR MULTIFUNCTIONAL STRUCTURES Suraj Rawal, David M. Barnett, David E. Martin, Martin Marietta Corporation	172	HIGH FREQUENCY IC TO IC SIGNALING ON RAPIDLY PROTOTYPED FLIP-CHIP MCM-D SUBSTRATE Jason D. Reed, Guy Caldwell, Minchuan Wang, Tom Hirsch, Ian Yee, Brent Lunceford, Anjan Somadder, Deborah Cobb, Robert F. Miracky. MCC

		1	
178	SIMULATION AND OPTIMIZATION OF MCM INTERCONNECTIONS Prof. Wu-Shiung Feng, Shing Tenqchen, Ming-chi Chen, National Taiwan University	224	CVD DIAMOND WAFERS FOR THERMAL MANAGEMENT APPLICATION IN ELECTRONIC PACKAGING Henry Windischmann, Norton Diamond Film
184	A SYSTEM LEVEL APPROACH TO A STRUCTURED MCM DESIGN METHODOLOGY Claudio Truzzi, Eric Beyne, IMEC VZW; Edwin Ringoot, Alcatel Bell-Belgium		
190	DFT TECHNIQUES FOR FIRST-TIME RIGHT MCMS - EXEMPLIFIED BY A PENTIUM MCM SYSTEM  Jean-Pierre Wyss, Claus Habiger, Etienne Hirt, Gerhard		
	Troster, ETH Zurich Electronics Laboratory	229	FLIP CHIP CHIP SCALE PACKAGING: TRANSFERING THE FLIP CHIP DENSITY REQUIREMENTS FROM THE MOTHERBOARD TO THE CHIP CARRIER  Jon G. Aday, Corey Koehler, Ted Tessier, Burt Carpenter, Yushi Matsuda, Motorola, Inc.; Claire Estes, Auburn University
196	A New Low Loss Lead Free LTCC System for	236	PACKAGING PROPERTIES OF ALIVH-CSP USING SBB FLIP-CHIP BONDING TECHNOLOGY Minehiro Itagaki, Kazuyoshi Amami, Yoshihiro Tomura, Satoru Yuhaku, Osamu Noda, Yoshihiro Bessho, Kazuo Eda, Toru Ishida, Matsushita Electric Industrial Co., Ltd.
190	WIRELESS AND RF APPLICATIONS Paul C. Donohue, B.E. Taylor, D.I. Amey, R.R. Draudt, M.A. Smith, S.J. Horowitz and J. R. Larry, <i>DuPont</i>	242	RELIABILITY EVALUATION OF CHIP-ON-FLEX CSP DEVICES Raymond A. Fillion, Bill Burdick, Pat Piacente, Len Douglas, Dave Shaddock, Rich Saia, CE Corporate R&D
200	CHARACTERIZATION AND PROCESSING OF LOW DIELECTRIC CONSTANT THICK FILM SUBSTRATES FOR MCM-C MODULES Dave Kellerman, <i>Material Solutions</i> ; David J. Nabatian, Peter Bokalo, Feng He, <i>EMCA-Remex Products</i> ; Larry	247	THE DEVELOPMENT OF A TOP-BOTTOM-BGA (TB-BGA) Rudolf Leutenbauer, Volker Grosser, Bernd Michel, Herbert Reichl, Fraunhofer Institute FhG/IZM-Berlin
	Retherford, MIT Lincoln Laboratories; Fred Barlow, Aicha Elshabini, Virginia Tech	543	CSP LIMITATIONS IMPOSED BY MAINBOARD TECHNOLOGY LIMITS
206	NEW LOW COST INTERCONNECTION MATERIALS FOR HIGH FREQUENCY MCM APPLICATIONS Roupen L. Keusseyan, Daniel Amey, Samuel Horowitz, DuPont Electronic Materials	253	Jim Rates, Chip Supply, Inc.  TRENDS IN BGA DESIGN METHODOLOGIES Kevin Rinebold, Xynetix Design Systems
212	HIGH PERFORMANCE PHOTO-SENSITIVE INSULATING MATERIALS FOR MCM-L Haruo Akahoshi, Mineo Kawamoto, Tokihito Suwa, Masashi Miyazaki, Hiroyuki Fukai, <i>Hitachi Research Laboratory</i>		
218	A New Interlayer Interconnect Technology for Multilayer Fabrication Dean Neuburger, Dan Jacobus, Tim Lenihan, Courtland Robinson, Sheldahl, Inc.; Goran Matijasevic, Linh Ha,		
	Catherine Gallagher, Christopher Castello, Pradeep Gandhi, Ormet Corporation	256	INTEGRATED PASSIVE COMPONENTS IN MCM-SI TECHNOL- OGY AND THEIR APPLICATIONS IN RF-SYSTEMS Jurgen Hartung, SICAN Research and Development

262	MICROWAVE MULTICHIP MODULES USING LOW COST MICROWAVE CHIP ON FLEX PACKAGING TECHNOLOGY Michael K. McNulty, Joseph Schnell, Doreen Nixon, Lockheed Martin	314	TRANSCRIPTION SOLDER BUMP TECHNOLOGY USING THE EVAPORATION METHOD Kiyotaka Seyama, Haruhiko Yamamoto, Kazuaki Sato, Hideaki Yoshimura, Hideki Ota, Yasuhiro Usui, Fujitsu Limited
268	MCM-D & DIRECT MODULE ATTACH FOR RF APPLICA- TIONS Colin Faulkner, R.G. Arnold, D.J. Pedder, <i>Mitel</i> Semiconductor	319	FLIP CHIP INTERCONNECTS WITH ELECTROPLATED, EXTENDED EUTECTIC SOLDER John H. Glezen, H.A. Naseem, I. Fritsch, R.K. Ulrich, W.D. Brown, L.W. Schaper, <i>University of Arkansas</i>
273	FLIP-CHIP GAAS MMICS FOR MICROWAVE MCM-D APPLICATIONS Stephen Wadsworth, B.J. Buck, D.J. Warner, I.D. Juland, GEC-Marconi Materials Technology Ltd.; A. W. Dearn, Plextek, Ltd.		
279	MULTICHIP-MODULES (MCMs) FOR MICRO- AND MILLIME- TER-WAVE APPLICATIONS- A CHALLENGE? Martin Oppermann, <i>Daimler-Benz Aerospace</i>		
285	LOW-COMPLEXITY MCM-D TECHNOLOGY WITH INTE- GRATED PASSIVES FOR HIGH FREQUENCY APPLICATIONS Marc de Samber, <i>Philips Research</i> ; Nick Pulsford, Marc van Delden, Robert Milsom, <i>Philips Research-England</i>	324	FLEXPAC - DEVELOPMENT AND QUALIFICATION OF A LOW COST CSP  E. Herbert Reichl, Ramin Azadeh, Christine Kallmayer, Sabine Anhock, Hermann Oppermann, Technical University of Berlin; Ghassem Azdasht, Erik Busse, Rolf Aschenbrenner, Fraunhofer Institute IZM
		330	F <sup>2</sup> -cPAC <sup>™</sup> - A MANUFACTURING PROCESS FOR A LOW COST CSP P. Kasulke, T. Oppert, E. Zakel, L. Titerle, Pac Tech - Packaging Technologies GmbH
		337	MULTILAYER FILM SUBSTRATES WITH 30 MICRON VIAS FOR
291	THERMOSONIC GOLD WIRE BONDING TO PALLADIUM FINISHES ON LAMINATE SUBSTRATES R. Wayne Johnson, Michael J. Palmer, Mike Bozack, Tamara		MCM APPLICATIONS Alexander Fach, B. Ketterer, U. Brunner, J. Link, <i>Hightec MCAG</i>
	Isaacs-Smith, Auburn University	342	MICROVIAS AND FLEX - AN ENABLING MCM-L TECHNOLOGY
300	WIREBONDING: REINVENTING THE PROCESS FOR MCMS Harry K. Charles, K. J. Mach, R. L. Edwards, S. J. Lehtonen, D. M. Lee, <i>The Johns Hopkins University</i>		James Keating, Robert Larmouth, Teledyne Electronic Technologies
303	BARE CHIP STACKING STRUCTURE FOR MCM PRODUCTION Tadashi Kimura, Osamu Okuda, Haruo Ishikawa, Yoshinori Suzuki, Sumitomo Metal Mining; Charles R. Hodges, Peter Kim, Kazu Nakajima, Flextronics International, Inc.	349	THIN FILM PASSIVE ELEMENTS ON POLYIMIDE FILM Richard Saia, H. S. Cole, K. M. Durocher, G.E. Corporate R&D, M.C. Nielsen, Rensselaer Polytechnic Institute
308	VIBRATION-INDUCED FATIGUE FAILURES IN BONDING WIRES USED IN STACKED CHIP MODULES Henning Leidecker, Scott Hull, Goddard Space Flight Center/NASA	354	FEASIBILITY STUDY OF THERMALLY INTEGRATED MECHANI- CAL CONFIGURATION FOR A NOVEL 3-D FLEX MCM Tarak A. Railkar, William B. Morrison, W.D. Brown, Ajay P. Malshe, <i>University of Arkansas(HiDEC)</i> ; Tim G. Lenihan, Sheldahl, Inc.

		405	COMPLETE STRESS STATE MEASUREMENTS IN CHIP ON BOARD PACKAGES Jeffrey Suhling, Y. Zou, R. Wayne Johnson, R. C. Jaeger, Auburn University
358	FLIP CHIP MCM-L USING KNOWN GOOD DIE  Diane Hodges, Waseem Adamjee, Christina Corona, John M.  Czarnowski, Rick Eklund, James Guajardo, Alvin  Youngblood, Motorola	416	HERMETIC-EQUIVALENT PACKAGING OF DATA ACCUMULATOR MCM-L MODULES FOR GENERAL AVIATION AVIONICS APPLICATIONS  John K. Hagge, Christina M. Conway, Rockwell International
362	KGD Production for Controlled Chip Collapse	422	SOLDER JOINT RELIABILITY MODELING FOR A 540-I/O PLASTICC BALL-GRID-ARRAY ASSEMBLY Bingzhi Su, Saeed Hareb, Y.C. Lee, University of Colorado;
	CONNECTION (C4) APPLICATIONS  Eugene Atwood, Camille Bowne, Kim Kelly, <i>IBM Microelectronics</i>		Mirng-Ji Lii, Mark E. Thurston, Intel Corporation
368	Investigations on some KGD approaches for Space Applications	429	A STUDY ON SOLDER JOINT RELIABILITY INCLUDING FEM SIMULATIONS ON SILICON SUBSTRATE MCM-D Eva Hellgren, Gunnar Gustafsson, Ericsson Components AB
	Michel R. Massénat, Matra Marconi Space France (MMSF); Alberto Boetti, ESA/ESTEC-European Space Agency; Marc Billot, CNES - French Space Agency	435	Void Free Die Attachment for Multichip Modules Using Solder Alloys
374	TEST METHODS USED TO PRODUCE HIGHLY RELIABLE KNOWN GOOD DIE (KGD) Richard Arnold, Sankaran M. Menon, Brett Brackett, Ron Richmond, Texas Instruments		Paul Barnes, Scientific Sealing Technology
383	MEMBRANE PROBE WITH PYRAMIDAL TIPS FOR A BARE CHIP TESTING Susumu Kasukabe, Terutaka Mori, Takayoshi Watanabe, Hidetaka Shigi, Yuji Wada, Akihiko Ariga, <i>Hitachi, Ltd.</i>		
388	USING SILICON CONTACTS TO TEST AND BURN-IN FLASH MEMORY, MICROPROCESSORS, AND FPGA'S Lance Criscuolo, Bear Technology	441	PRECISION COPPER PATTERN PLATING ON CERAMIC FOR HIGH PERFORMANCE MCMS Leon M. Balents, Gunnar Gustafsson, Ken Christopher, Jim Morrison, Dan Skoczylas, Zecal <sup>™</sup> , Inc.
393	REPLACEABLE CHIP MODULE RCM™  James Rathburn, <i>Gryphics, Inc.</i>	449	THERMO-MECHANICAL STRESSES IN LAMINATED POLYMER FILMS ON SILICON SUBSTRATES Jin S. Kim, Kyung W. Paik, Seung H. Oh, Hyun S. Seo, Korea Advanced Institute of Science and Technology (KAIST)
		454	EVALUATION OF DIFFUSION PATTERNING AS AN ALTERNATIVE SUBSTRATE TECHNOLOGY FOR AUTOMOTIVE APPLICATIONS  Jie Xue, Theresa Baker, Tom Klosowiak, Maria Molnar, Mike Pomeroy, Jim Weimer, Gerry Bianco, Motorola, Inc.; Robert Mason, DuPont Electronics
399	STRESS COMPARISON OF TBGA, MBGA, AND VIPERBGA(TM) USING THE PAQC CHIP Thomas C. Evans, William T. Bright II, E. Allen Kenyon,		MARGON DULON ELECTIONES

Symbios Logic Inc.

		==	
460	OPTIMIZING MASK MATERIALS AND LASER PATTERN TRANSFER PROCESSING FOR CHEAP MCM-L FAST PROTOTYPING AND SPECIAL SENSOR APPLICATONS Gabor Harsanyi, Zsolt Illyefalvi-Vitéz, Janos Pinkola, Miklós Ruszinkó, Endre Tóth, Technical University of Budapest	506	MODELING AND MIXED SIGNAL SIMULATION OF EMBEDDED PASSIVE COMPONENTS IN HIGH PERFORMANCE PACKAGES Anisa Sood, Kwang Lim Choi, Anand Haridass, Nanju Na, Madhavan Swaminathan, Georgia Institute of Technology
466	HIGH DENSITY MCM-C UTILIZING TAPE DIELECTRIC AND PHOTOPATTERNING PROCESSES Michael P. O'Neill, Peter Barnwell, Heraeus Inc., Cermalloy Division, Steven S. Scrantom, Gregory J. Gravier, Scrantom Engineering, Inc.		
474	MECHANICAL INTEGRITY ISSUES OF MCM-CS FOR HIGH RELIABILITY APPLICATIONS Howard A. Morgenstern, Tom Tarbutton, Gary Becka, Allied Signal Aerospace	512	THE FUTURE OF MCMs: WHAT IS IT? AND WHAT WILL THEY LOOK LIKE? E. Jan Vardaman, TechSearch International, Inc.
		516	A MULTICHIP PAGE SIZE IMAGE SENSOR Alain Perregaux, Xerox Corporation
478	Spiral Inductors Integrated In MCM-D using the	520	FLIP CHIP MPU MODULE ON HIGH PERFORMANCE PRINTED CIRCUIT BOARD "ALIVH" Tsukasa Shiraishi, Kazuyoshi Amami, Yoshihiro Bessho, Kazunori Sakamaoto, Kazuo Eda, Toru Ishida, <i>Matsushita Electric Industrial Co., Ltd.</i> ; Kazuyoshi Fukuoka, <i>Matsushita Electronic Components Co., Ltd.</i>
	DESIGN SPACE CONCEPT Philip Pieters, Eric Beyne, IMEC	526	FLIP CHIP MICROPALLET TECHNOLOGY - A CHIP-SCALE CHIP
484	Construction, Characterization, and Reliability of BaTiO2(3) - Based Buried Thick Film Capacitor Materials Sets, $1200 < K < 1600$ .	531	Martin Goetz, Alpine Microsystems
	Robert C. Mason, Patrick Bolton, Ricardo Velasquez, <i>DuPont Electronics</i>	331	MCM-L REQUIREMENTS FOR AN AUTOMOTIVE ELECTRONIC CONTROL UNIT APPLICATION Daniel Lambert, J. Joly, <i>Bull TPAM</i> ; J. Hunt, <i>Rover Group Ltd.</i>
490	DEVELOPMENT OF THIN FILM RESISTORS FOR USE IN MULTICHIP MODULES Karen L. Coates, C-P. Chien, M. H. Tanielian, Y-Y. R. Hsiao, D. J. Kovach, C-H. Tang, Boeing Information, Space & Defense Systems	537	A Low-Cost MCM Implementation for 100-Hz TV Up-conversion M. Menke, M. Schu, R. Heimgaertner, U. Langenkamp, M. Plan, P. Runkel, B. Stumpf, B. Schaetzler, Siemens HL CE
496	INDUCTIVE CROSSTALK BETWEEN INTEGRATED PASSIVE COMPONENTS IN RF-WIRELESS MODULES Robert C. Frye, Peter R. Smith, Yee L. Low, Lucent Technologies Bell Labs		PE VA; R. Gottinger, IC-Design Co., Passau
501	INTEGRATED PASSIVE DEVICES USING AL/BCB THIN FILMS Howard M. Clearfield, S. Wijeyesekera, E.A. Logan, A. Luu, D. Gieser, CM. Lin, J. Jing, <i>Intarsia</i> ; W.B. Rogers, D. Scheck, <i>Dow Chemical Company</i> ; D. Benson, I. He.	546	APPENDIX INDEX OF AUTHORS

Scheck, Dow Chemical Company; D. Benson, J. He,

Flextronics International

## **BUILDING A DOMESTIC HIGH DENSITY FLIP CHIP ORGANIC SUBSTRATE CAPABILITY:**

### ITRI/SEMATECH CHIP CARRIER PROJECT

Marshall Andrews, ITRI & John DeRosa, SEMATECH 11801 Stonehollow Drive Austin, Texas 78758 T: 512/833-9922 F: 9925 Mandrews@itri.org

2708 Montopolis Blvd. Austin. Texas 78741 T: 512/356-3075 F: 7668 John.Derosa@sematech.org

#### Abstract

In 1996, SEMATECH the US consortium for semiconductor R&D, and the Interconnection Technology Research Institute (ITRI) the US consortium for interconnection R&D, joined forces to address the need for sources of high density organic substrates for direct flip chip attach. These substrates are to be used to manufacture BGA packages or multi chip modules for high pincount (500 I/O and greater) flip chip die at a cost competitive with ceramic packages. The joint effort has progressed from technical discussions between the semiconductor manufacturers and the Printed Wiring Board (PWB) fabricators, to the design, manufacture, and test of very high density BGA organic substrates.

This paper reviews the problem being addressed and the goals and approach of the project. The designs of both the phase 1 test vehicle and the phase 2 test are described, together with a discussion of the trade-offs and lessons learned. Results of the phase 1 build together with descriptions of the substrate technologies included are reviewed. Substrate flatness tests, moisture resistance tests, and a series of environmental stress tests, including temp cycle, pressure cooker, and 85/85 were performed on the test vehicles. Results of those tests are summarized. Finally, a description of the phase 2 plan and status will be presented.

Key Words: Microvia, Flip Chip, BGA, Substrate, Substrate Design

#### Introduction

The need for smaller, lighter electronics assemblies, primarily for the fast growing portables market, and the rapidly increasing I/O count of semiconductor devices has created a revolution in the semiconductor packaging industry. The traditional molded leadframe plastic encapsulated semiconductor package cannot effectively handle array pinouts, particularly in I/O counts above 500. At the same time, market factors have created an opportunity to return semiconductor assembly to the U.S., most of which is currently done off shore.

Recognizing this, SEMATECH and ITRI. R&D consortia serving the domestic semiconductor and interconnect industries respectively, joined forces to work towards establishing a domestic capability to provide low cost, high density substrates for Ball Grid Array (BGA) and Chip Scale (CS) packages utilizing high density Printed Wiring Board (PWB) microvia technology.

Semiconductor industry motivation -

Semiconductor suppliers are interested in this activity for the following reasons:

- Understanding of BGA package manufacturing and reliability issues
- Design and layout tradeoffs

- Package material source based on U.S. currency
- Evaluate various substrate technologies
- "Build where you sell" driving the need for domestic assembly.
- Local source for quick turn and prototype packages.

### PWB suppliers motivation -

Manufacturers of PWBs are interested for the following reasons:

- The market for PWBs as platforms for semiconductor chip packaging is predicted to grow from about \$800 million in 1997 to around \$17 billion world wide by 2007 [1]
- The value of a square inch of PWB used in semiconductor packaging applications is significantly higher than a square inch of PWB used in a conventional application
- This represents totally new business for PWB manufacturers, not just market share to be passed around
- Semiconductor suppliers are new customers with new applications not familiar to the domestic PWB suppliers

A joint development program is an excellent way for both sides to work together to rapidly gain the knowledge they need to meet their future needs.

Latte by the second of the balance of the second

#### Approach

The project team chose an approach similar to that used in the ITRI October Project Microvia evaluation [2]. This consists of the definition and design of a test vehicle by the users (in this case the semiconductor suppliers) which represents their future needs and incorporates the expected technical challenges. The PWB fabricators then build this vehicle and the team assembles and subjects it to a series of tests and evaluations.

In the first phase of the program, bare daisy chained substrates were fabricated and tested. In the second phase, the test vehicle was redesigned based on our experience in the first phase. Fully functional parts were then assembled using test die and mounted to boards for test.

#### **Phase I Results**

Although Phase I was to be a substrates only build and test, the test vehicle design was chosen to match the test die to be used in the Phase II build. The test die is a device designed and manufactured by Sandia. In the implementation used in this program, the device has 1000 I/Os which are pinned out in a flip chip solder bump array. Two devices were to be used in Phase II, each with the same die size, pin count and pinout placement. The first device incorporates active structures such as stress sensors, heaters, and ring oscillators as well as a number of pins daisy chained together for continuity measurements. The second device has all pins daisy chained together.

### Substrate design

A square grid chip pad layout was used with the signal I/O on 250 micron pitch, and the power and ground connections on 500 micron in the center of the array (figure 1). A 35 millimeter (mm) package body size was chosen with BGA pads on 1 mm pitch.




Figure 1

This resulted in an eight layer substrate with 75 micron lines and spaces for fanout typical, and 62.5 micron smallest. The internal two layers for power and ground were constructed using a conventional 2 sided PWB laminate with 200 micron drilled holes and 350 micron capture pads. Three layers of microvia build up were fabricated on both sides of this core. The microvias were 75 micron in diameter in 150 micron capture pads. Both the flip chip pads and the BGA pads used microvias in the pads.(see figure 2a and 2b).

### **8 Layer Substrate Cross Section**




Figure 2a

#### **BGA Substrate Fan Out**




Figure 2b

Several different fabricators manufactured the substrates using their own microvia technology. Variations included photoimaged approaches, laser drilled microvias, and screen printed filled vias. Finished substrates were measured for flatness over temperature, moisture resistance, and performance through a series of environmental stresses.

The substrate design proved to be a significant challenge for the fabricators. The combination of fine lines, small pads, small vias, with 3 build up layers on each side of a drilled core, represents one of the most complex microvia substrates ever fabricated. In spite of this, four different domestic manufacturers were able to deliver parts for testing. These parts represent the state-of-the-art in microvia technology today.

#### Flatness measurement

A shadow Moire technique was used to measure flatness [3]. Parts were measured at four temperature points: 26 degrees C initial, 225 degrees C peak, 183 degrees C cooling, and 26C degrees final, to evaluate performance through the assembly process. Figures 3a&b shows a representative scan and 2 dimensional plot generated.

#### T = 26 °C Initial




Figure 3a




Figure 3b

Parts differed significantly between fabricators in flatness over temperature. The best showed total distortion in the order of a few

thousands of an inch (mils), and were very stable over temperature. The worst displayed bow and twist of over 25 mils, and changed dramatically through temperature cycling. Figure 4 is a graph summarizing the measurements for twist for the four manufacturers samples.

## Twist Measurements for ITRI/SEMATECH BGA Chip Carrier Project (Selected Samples)




Figure 4

Although it is suspected that the bow and twist exhibited by the most extreme samples would impact assembly yields of both the flip chip die to substrate and substrate to board, the extent of this impact is not known. In the second phase of the project, assembly yields will be monitored and related to measurements of flatness.

#### Moisture Resistance

Moisture resistance performance was measured to J-STD-020 requirements, utilizing a reflow simulation unit and real-time deformation measurement system [4]. Visual examination and scanning acoustic microscopy was then used to verify failures and locate failure points. Samples were first preconditioned to level 3 requirements and subjected to simulated reflow. If they passed, additional parts were then preconditioned to level 2 and level 1 until failures occurred.

Samples representing five different material combinations from four different fabricators were tested. One sample variation failed under level 3 conditions. Three variations failed at level 1, and one sample variation showed no moisture sensitivity.

Normally, moisture resistance is performed on the finished encapsulated package. Due to the developmental nature of the materials and technologies used to fabricate the BGA substrates, the project team decided to first evaluate the bare substrates. Obviously, if the bare substrate could not pass moisture resistance, then the encapsulated package could not be expected to pass. This