Proceedings of the 4th
International Conference
on the Numerical Analysis
of Semiconductor Devices
and Integrated Circuits

NASECODE IV

NASECODE IV

Proceedings of the Fourth International Conference on the Numerical Analysis of Semiconductor Devices and Integrated Circuits

19-21 June 1985, Trinity College, Dublin, Ireland

Edited by

J.J.H. MILLER

Numerical Analysis Group, Trinity College, Dublin.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, electrostatic, magnetic tape, mechanical, photocopying, recording or otherwise, without prior permission in writing from the publishers.

BOOLE PRESS LIMITED P.O. Box 5, 51 Sandycove Road, Dún Laoghaire, Co. Dublin, Ireland.

Copyright ©1985 by Boole Press Limited First Edition 1985

Volume 7: Conference Series ISSN 0332-3226

Hardback ISBN 0-906783-43-7 Paperback ISBN 0-906783-44-5 IEEE Catalog Number 85CH2172-5

Permission to photocopy single articles for internal or personal use, or the internal or personal use of specific clients, is granted by Boole Press Limited for libraries and other users registered with the Copyright Clearance Center, provided that for each article the base fee of \$2.50 per copy plus \$0.10 per page is paid directly to the Copyright Clearance Center, 21 Congress Street, Salem, Massachusetts MA 01970, USA. Special requests should be addressed to Boole Press Limited.

Computer Graphic on front cover by kind permission of Siegfried Selberherr from his paper Numerical Modelling of MOS-Devices: Methods and Problems. Published in New Problems and New Solutions for Device and Process Modelling. Published by Boole Press 1985.

Printed in Ireland by Genprint Limited, Dublin.

SPONSORS

Commission of the European Communities

Committee of the Technical Group on Semiconductors and

Semiconductor Devices of the IECE of Japan

Electron Devices Society of the IEEE of the USA

Irish Mathematical Society

PREFACE

The Fourth International Conference on the Numerical Analysis of Semiconductor Devices and Integrated Circuits, NASECODE IV, was held in Trinity College, Dublin, Ireland, from 19th to 21st June 1985 under the auspices of the Numerical Analysis Group. This conference was the fourth in the NASECODE series; it was attended by 130 delegates from 27 countries.

The aim of these international conferences is the fostering of a fruitful exchange of ideas between electronic engineers on the one hand and numerical analysts on the other who are using existing and developing new computer codes for the computational modelling of semiconductor processes, devices and integrated circuits. As on previous occasions the industrial sector was strongly represented and it remains our goal to ensure that the topics discussed are relevant to the needs of industry. This policy guarantees that the scientific and technical material presented is not only intellectually challenging but is also of practical importance. The next conference in the series, NASECODE V, will be held in Dublin from 17th to 19th June, 1987.

Two additional events were held in association with NASECODE IV. The first of these was a short course which was held on 17th and 18th June 1985. The Lecture Notes, entitled "New Problems and New Solutions for Device and Process Modelling" are published in a companion volume to this. The second event was a workshop on the topic "An Introduction to Circuit-Level Simulation for VLSI Design and Verification". This was held on 24th and 25th June. There are no publications available from this event. However it has been decided to organise a short course and to encourage papers on this and related topics on the occasion of the NASECODE V Conference.

The present volume contains the full texts of the 10 keynote papers and 68 shorter papers. The papers were received from the authors in camera-ready form. The choice of this format has made possible publication within eight weeks of the event.

It is most gratifying to see the growing interst worldwide in the NASECODE Conferences. In particular, many new faces appeared at NASECODE IV and there was a marked increase in the number of contributed papers. It is a pleasure to thank the participants, the speakers, the sponsors and the many people behind the scenes, all of whom contributed generously to the success of this Conference.

Dublin, June 1985

J.J.H. Miller

ACKNOWLEDGEMENTS

This Conference was supported by Bord Fáilte Eireann, the Industrial Development Authority and the United States Army Research, Development and Standardization Group — U.K. to all of whom we are grateful.

CONTENTS

Sponsors	xii
Preface	xiii
Acknowledgements	xiv
KEYNOTE PAPERS HFIELDS: a highly flexible 2-D semiconductor-device analysis program. Giorgio Baccarani, Roberto Guerrieri, Paolo Ciampolini and Massimo Rudan	3
Numerical models and table models for MOS circuit analysis. Heinz K. Dirks and Karl-Michael Eickhoff	13
Modelling of MOS transistor by finite-difference methods. G.V. Gadiyak, M.S. Obrekht, N.L. Shvarts, and V.P. Ginkin	25
Tetrahedral elements and the Scharfetter-Gummel method. M.S. Mock	36
Monte Carlo particle models in semiconductor component analysis. C. Moglestue	48
Algorithms for wafer topography simulation. A.R. Neureuther	58
Numerical simulation of electrical transport in III-V microstructure devices.	
J.F. Palmier, J. Dangla, E. Caquot and M. Campana	70
An integrated approach to modelling. E.J. Prendergast	83
Method of Monte Carlo simulation for submicron heterojunction devices. K. Tomizawa and N. Hashizume	98
Development and application of a high-speed 2-dimensional time dependent device simulator (MOS2C). Tetsunori Wada and Ryo Dang	108

SHORTER PAPERS

Device simulation code for vector processor. George Abe, Kunio Hane and Tokio Suzuki	123
Optimization of semiconductor magnetic field sensors using finite element analysis. W. Allegr. 110, Y.S. Mun, A. Nathan and H.P. Baltes	129
The fast simulation of MOS source/drain diffusion using an a-priori meshing and a frontal solution scheme. G. Amaratunga, R. Bhatia and S. Nageswaran	134
The interactive program flowers for the finite element analysis of semiconductor devices. E. Anderheggen and H.U. Schwarzenbach	140
A semi-analytic model for the I-V characteristics of a MISIM-FET with both channels in strong inversion. P.R. Apte, K.V. Ramanathan and A.A. Diwan	146
An interactive finite element mesh editor. G.A. Armstrong, R.S. Ferguson and J.G. Flynn	152
Numerical simulation of IC devices in different technologies using a flexible finite element code. Torkel Arnborg	158
Numerical modeling of carrier dynamics in LDD devices Jafar Assiri and Devdas Kakati	164
Charge accumulation near off-axis n-Si surfaces in a logitudinal applied electric field. J.E. Aubrey, K.T. Wright and D.E. Jones	168
Two-dimensional simulation of single event upsets in SEU-hardened CMOS RAM cells C.L. Axness, J.S. Fu and H.T. Weaver	174
Numerical modelling of heterojunction bipolar transistors. E.M. Azoff, P.I. Rockett and P.N. Robson	181
Hot carrier simulation in MOSFETs. S. Baba, J. Ueda, Y. Namba and T. Miyoshi	187
Finite element and coupled continuation method for device simulation. K. Belhaddad, C. Corbex and A. Poncet	193
The Scharfetter Gummel and Petrov Galerkin methods for the current continuity equations. P. Rettess David Gunasekera and Chris Carlton	199

Efficiency-optimized transient simulation of GaAs MESFETs. P.A. Blakey, J.M. Golio and A. Rao	205
Numerical simulation for the comparison between optimal peripheries of high-voltage diodes with field limiting rings and with lateral lightly doped zone.	
V. Boisson, P. Roze, M. Le Helley and J.P. Chante	213
Saturation region modelling for MOSFETs. A.R. Boothroyd	219
An efficient finite element algorithm for modeling two-dimensional oxidation and impurity redistribution in silicon. Leonard Borucki and James Slinkman	226
A one-dimensional numerical model of the NPN transistor under arbitrary conditions. John Carroll	234
Application of Delaunay triangulation to semiconductor device simulation.	. (
Zoltan J. Cendes and Jeffrey B. Johnson	240
On the theory of the Brownian motion in periodic potentials— application to the resistively shunted Josephson junction. W.T. Coffey and P.M. Corcoran	249
The use of variable mesh transmission line modeling in the analysis of heat flow in power semiconductors. D. de Cogan, M. Henini and A.K. Shah	255
The boundary element method for modeling semiconductor components under low current approximation. G. De Mey	261
Two-dimensional simulation of diffusion under oxidizing ambients using	201
the finite element method. I. Desoutter, D. Collard and J.N. Decarpigny	267
Initial guess strategy and linear algebra techniques for a coupled two- dimensional semiconductor equation solver. S.P. Edwards, A.M. Howland and P.J. Mole	272
The modeling of charge transport in the MNOS structures. G.V. Gadiyak and I.V. Travkov	281
Finite element method applied to 2D MOS process simulation and defect diffusion: program TITAN.	
A Gerodolle S Martin and A Marrocco	287

Vectorial convergence-acceleration techniques in semiconductor-device analysis.	
Roberto Guerrieri, Massimo Rudan, Paolo Ciampolini and Giorgio Baccarani	293
A two-dimensional code for avalanche breakdown in semiconductors. Bruce Goplen, James McDonald, Alford Ward and Joanne Stellato	299
A method for interfacing process and device simulators and results obtained from interfacing to MINIMOS. Andrew Hamilton and Gehan Amaratunga	304
A new current relation for hot electron transport. W. Hansch and M. Miura-Mattausch	311
Monte-Carlo modeling of semiconductor device. P. Hesto, JF. Pone, M. Mouis, JL. Pelouard and R. Castagne	315
Spatial and transient grids for process and device simulators. W. Juengling, P. Pichler, S. Selberherr, E. Guerrero and H. Potzl	320
Computer-aided electrothermal analysis of a semiconductor device. D. Kakati, S. Ramanan and V. Ramamurthy	326
Convergence of Gummel's algorithm for realistic device geometries. Tom Kerkhoven	332
Some analytical results for the local oxidation of silicon. J.R. King	339
An efficient MOSFET capacitance model for SPICE2. Hiroyuki Kinoshita, Yasunori Hyashi, Takeshi Shima and Naoyuki Shigyo	346
Constrained optimization of CMOS gate speed. R. Klein, B. Giffard, J. Gautier and J.F. Peyre	352
Computation of two- and three-dimensional transient charge collection in silicon diodes. J.P. Kreskovsky and H.L. Grubin	358
Two-dimensional two-carrier general purpose device simulator BIUNAP., Shigetaka Kumashiro and Masao Sakurai	365
A highly accurate numerical solution of semiconductor transport equations.	
Wieslaw Kuzmicz and Andrzei Pfitzner	372

Calculation of barrier height in a MOSFET with Schottky barrier source and drain.	
JM. Langlois and L.G. Caron	378
IDAS: an interactive device analysis environment. Claudio Lombardi, Massimo Vanzi and Elisabetta Torri	384
OLIMP: a new IC's process 1D simulator using a physical model of diffusion.	
S. Martin and D. Mathiot	390
Voltage span modeling for very large memory arrays. L.W. Massengill and S.E. Diehl-Nagle	396
Mathematical model of temperature distribution in wafers in a furnace for semiconductor fabrication processes.	
I. Matsuba, K. Mokuya, K. Matsumoto and A. Yoshinaka	405
Solution of the discrete semiconductor device equations. B.J. McCartin. R.H. Hobbs, R.E. LaBarre and P.E. Kirschner	411
Interconnection response of a multi-node digital system. G.M. McGlure, S.Q.A.M.A. Hossain and P. Walls	417
Ion implantation in crystalline matter. C. Moglestue	425
Discretisation of the semiconductor current continuity equation for finite element solvers in 2 and 3 dimensions. P.J. Mole	429
Specific simulation problem related to III-V compounds: semi-insulating	
materials. S. Mottet and J.E. Viallet	436
Hot carriers: electrocinetic equation resolution. S. Mottet, J.E. Viallet, G. Salmer and M.R. Friscourt	442
Three-dimensional numerical analysis of the resistance for LSI devices. Takahiro Nawata and Kunihiko Wada	448
Some questions relating to process modeling and device analysis. R.R. O'Brien, G.R. Srinivasan and N.A. Azziz	454
Particle model simulation of a submicron MOSFET. H. Oka and T. Nakamura	460
On the application of boundary element method for semiconductor device design.	
Kikuo Ono and Masayoshi Naito	466

Nonideal cooling conditions in nonisothermal numerical analysis of semiconductor devices.	. 477
Andrzej Pfitzner	472
Process and device simulation with one and the same program. P. Pichler, W. Juengling, S. Selberherr, E. Guerrero and H. Potzl	477
MAXIM, an electrical macrosimulator for GaAs MSI and LSI logic circuits.	
JF. Pone, JY. Murzin, S. Dusausay, P. Philippe and R. Castagne	483
A two-dimensional finite element dynamic simulator for semiconductor devices.	
M. Razaz and S.F. Quigley	488
A computer analysis of the distribution of high frequency negative resistance in the depletion layer of impatt diodes. S.K. Roy, J.P. Banerjee and S.P. Pati	494
On scaling and norms for semiconductor device simulation. Ch. Schmeiser, S. Selberherr and R. Weiss	501
A modification of the diffusion equation for use in small structures. John Sitch	507
Simulation of local oxidation of silicon for plane and non-plane surfaces. J.C. Stettler, P. Weiss, J.M. Moret and H. Luginbuehl	513
Prediction of velocity overshoot by a nonlocal hot-carrier transport	
model. T.W. Tang, H.H. Ou and D.H. Navon	519
An exponentially-fitted element to give piece-wise bilinear current density distribution in the discretised 2D semi-conductor current continuity equations.	
M.S. Towers and Dayal Gunasekera	525
Heterojunction under Fermi-Dirac statistics: general state of equations and steady state numerical methods.	530
J.E. Viallet and S. Mottet	230
Transient simulation of heterostructure. J.E. Viallet and S. Mottet	536
Author Index	543

KEYNOTE PAPERS

HFIELDS: a Highly Flexible 2-D Semiconductor-Device Analysis Program

Giorgio Baccarani, Roberto Guerrieri, Paolo Ciampolini, and Massimo Rudan

Dipartimento di Elettronica, Informatica e Sistemistica Università di Bologna, viale Risorgimento 2, 40136 Bologna, Italy

1. Introduction

HFIELDS (Hybrid FInite-ELement Device Simulator) is a general-purpose, two-dimensional, semiconductor-device analysis program developed at the University of Bologna, which does not impose any restriction on device geometry. The program employs a triangular-element mesh which can easily conform to irregularly shaped boundaries, and supports a variety of boundary conditions to simulate ideal and resistive ohmic contacts, Schottky-barrier junctions, gates and floating gates, and reflective boundaries.

At the user's option, the program can solve either Poisson's equation only, or Poisson's and one carrier continuity equation, or Poisson's and both carrier continuity equations, so that the

numerical effort can be taylored to the specific problem at hand.

HFIELDS supports the most important physical effects affecting device performance, such as bandgap narrowing due to heavy doping, SRH and Auger recombination, impact ionization, and a number of mobility models with various degrees of sophistication and accuracy. Consequently, an extremely wide variety of silicon devices, both MOS and bipolar, can be realistically and efficiently simulated.

Up to ten semiconductor and insulator regions are allowed by HFIELDS, each of which can be a simply- or multiply-connected domain. For each region, a different set of models and model parameters may be defined; the program handles therefore insulator-semiconductor.

semiconductor-semiconductor, and insulator-insulator interfaces.

Structure generation is accomplished via a user-friendly, interactive preprocessor, called BRUNNHILDE, by which device geometry, impurity concentration, boundary conditions, physical models and parameters, and commands are defined and made available to the solver. The input preprocessor is completely menu-driven. An option to the use of BRÜNNHILDE is represented by IDAS, a process-oriented input preprocessor developed at SGS [Lombardi et. al. 1985]. IDAS, in turn, makes use of the DAMSEL organization developed at CNET [Belhaddad et. al., 1985].

Mesh generation can be performed either automatically or interactively, via a module called ATMOS (Automatic Triangular-Mesh generation and Optimization System), fully interfaced to BRUNNHILDE and IDAS. Criteria for mesh refinement are related to the curvature of the boundary, doping gradient, and inversion layers. If the resulting mesh is not adequate to the specific needs of the user, the latter can interactively define windows on the device cross section, and force horizontal and/or vertical refinement of the grid.

This work is organized as follows: next section illustrates the basic semiconductor equations, the physical models and the boundary conditions supported by the program. Section 3 is devoted to the numerical techniques, with regard to the problem of discretization and to the solution method. Section 4 illustrates mesh generation, and section 5 provides the description of results obtained in the simulation of a Schottky-clamped BJT.

2. Physical Model

In its present version, the program solves the basic semiconductor equations in steady state, i. e.

$$\operatorname{div}\left(\varepsilon,\operatorname{grad}\varphi\right)=-q\left(p-n+N_{D}-N_{A}\right)\tag{1,a}$$

$$\operatorname{div}(\mathbf{J}_n/q) = (R - G) \tag{1.b}$$

$$-\operatorname{div}(\mathbf{J}_{p}/q) = (R - G), \tag{1,c}$$

where the current densities J, and J, are classically expressed as

$$\mathbf{J}_n = -q\mu_n \operatorname{n} \operatorname{grad}(\varphi + \Delta \psi_c) + qD_n \operatorname{gradn}$$
 (2,a)

$$\mathbf{J}_{p} = -q\mu_{p}p\,\mathrm{grad}(\varphi - \Delta\psi_{p}) - qD_{p}\,\mathrm{grad}p. \tag{2.6}$$

In eqns. (1), (2), the various symbols are given the usual meaning; $\Delta \phi_a$ and $\Delta \phi_{\tau}$ represent the conduction and valence band-edge shift due to heavy doping. As only the total bandgap narrowing $\Delta\psi_G = \Delta\psi_c + \Delta\psi_v$ can be experimentally determined from either optical or electrical measurements, we assume, as it is customary, $\Delta\psi_c = \Delta\psi_v = \Delta\psi_G/2$.

Bandgap narrowing $\Delta \psi_G$ is assumed to follow Slotboom and De Graaf's expression

$$\Delta E_G = q \, \Delta \psi_G = E_{BGN} \left[\ln(N_i/N_{BGN}) + \left(\ln^2(N_i/N_{BGN}) + C_{BGN} \right)^{1/2} \right], \tag{3}$$

where $N_i = N_D + N_A$ is the total impurity concentration, and E_{BGN} , N_{BGN} , and C_{BGN} are suitable parameters [Slotboom and De Graaf, 1976].

The net recombination rate on the RHS of eqns. (1,b), (1,c) comprises several physical effects, i. e. SRH and Auger recombination and impact ionization. Thus,

$$(R-G) = (R-G)_{SRH} + (R-G)_{AUG} - G_{IMP},$$
 (4)

where

$$(R-G)_{SRH} = \frac{np - n_{ie}^2}{\tau_{p0}(n+n_1) + \tau_{n0}(p+p_1)},$$
 (5, a)

$$(R-G)_{AUG} = (c_n n + c_p p) (np - n_{ie}^2),$$
 (5, b)

$$G_{INP} = \alpha_n n v_n + \alpha_p p v_p. \tag{5, c}$$

In eqn. (5,a), $n_1 = n_{ie} \exp[(E_i - E_i)/kT]$ and $p_1 = n_{ie} \exp[(E_i - E_i)/kT]$, E_i being the trap energy. In eqn. (5,c), v_n and v_p represent the electron and hole velocities, respectively, and α_n , α_p are the electron and hole ionization coefficients. In HFIELDS, Chynoweth's expressions (1958) are used for α_n , α_p , i. e.

$$\alpha_n = A_n \exp(-b_n/E_{in}) \tag{6,a}$$

$$\alpha_p = A_p \exp(-b_p/E_{lp}), \tag{6.b}$$

where $E_{ln} = \mathbf{E} \cdot \mathbf{J}_n/|\mathbf{J}_n|$ and $E_{lp} = \mathbf{E} \cdot \mathbf{J}_p/|\mathbf{J}_p|$; default values for the above parameters are taken from Van Overstraeten and De Man (1970).

HFIELDS supports several mobility models which incorporate an increasing number of scattering mechanisms: first, mobility is expressed vs effective doping N_{ie} according to Caughey and Thomas (1967)

$$\mu_0 = \mu_{min} + \frac{\mu_{max} - \mu_{min}}{1 + (N_{ie}/N_{ref})^2} \quad . \tag{7}$$

where the temperature dependence of the above parameters is chosen from Arora et. al. (1982). In eqn. (7), Nie may account for electron-hole scattering according to Engl and Dirks (1981):

$$N_{ie} = \alpha_{eh} N_i + (1 - \alpha_{eh})(n + p). \tag{8}$$

Eqn. (8) is appropriate for bipolar devices, and the correction becomes significant in high-injection conditions. For MOSFET's, where no appreciable electron-hole scattering occurs, $N_{ie} = N_i$.

Next, mobility dependence upon the quasi-Fermi potential gradient F is accounted for by means of the Caughey and Thomas expression

$$\mu = \frac{\mu_0}{\left[1 + \left(\frac{\mu_0 F}{\nu_{ext}}\right)^{\beta}\right]^{1/\beta}} \quad , \tag{9}$$

where the saturation velocity and its temperature dependence are taken from [Canali et. al., 1975].

In MOSFET's, surface scattering is an additional limiting factor for mobility; this effect is accounted for by HFIELDS following Yamaguchi (1983):

$$\mu_s = \mu_0 \left(1 + \alpha_s E_t \right)^{-1/2},\tag{10}$$

where E_t is the component of the electric field normal to current flow, and μ_s , rather than μ_0 , is used in eqn. (9).

As a possible alterntive, HFIELDS supports the Gummel-Thornber model for mobility (1980), i. e.

$$\mu = \frac{\mu_0}{\left[1 + \left(\frac{\mu_0 F}{u_i}\right)^2 \left(G + \frac{\mu_0 F}{u_i}\right)^{-1} + \left(\frac{\mu_0 F}{v_{est}}\right)^2\right]^{1/2}} , \tag{11}$$

where

$$\mu_0 = \mu_L \left[1 + N_{ie} / (N_{ie} / S + N_{ref}) \right]^{-1/2}. \tag{12}$$

In eqns. (11), (12), u_i is the acoustic-phonon longitudinal velocity, and μ_L is the lattice mobility. For MOSFET's, eqn. (10) is again accounted for, and μ_s , rather than μ_0 , is used in eqn. (11).

When dielectric regions are active parts of the device to be simulated, only Poisson's equation is solved in the insulator, i. e.

$$\operatorname{div}\left(\epsilon_{i}\operatorname{grad}\varphi\right)=-\rho_{i}$$

where ρ_i is the insulator-trapped charge. At the insulator-semiconductor interface, continuity of the electric potential is assumed, along with the following boundary conditions

$$(\mathbf{D}_s - \mathbf{D}_i) \bullet \hat{i}_n = Q_{it} \tag{13,a}$$

$$\mathbf{J}_n \bullet \hat{\mathbf{i}}_n = q(R - G), \tag{13,b}$$

$$\mathbf{J}_{p} \bullet \hat{\mathbf{i}}_{n} = -q (R - G)_{\bullet}, \tag{13,c}$$

where **D**, and **D**, represent the electric displacement vectors at the semiconductor—and insulator—side of the interface, Q_{ii} is the interface—trapped charge, and (R-G), is the net surface recombination rate. Also, \hat{i}_n is a normal versor oriented toward the semiconductor.

HFIELDS supports several types of boundary conditions, to account for the specific needs of different devices: ideal ohmic contacts, resistive ohmic contacts, Schottky contacts, gates, floating gates, and reflective boundaries.

At ideal ohmic contacts, the following boundary conditions are imposed:

$$\varphi_c = V_c + (kT/q)\sinh^{-1}(N/2n_{ie}) \tag{14,a}$$

$$n_c = \sqrt{\frac{N^2}{4} + n_{ie}^2 + \frac{N}{2}} \tag{14,b}$$

$$p_c = \sqrt{\frac{N^2}{4} + n_{ic}^2} - \frac{N}{2}, \qquad (14, c)$$

where $N=N_D-N_A$ is the net impurity concentration and subscript c stems from contact. At resistive ohmic contacts, eqn. (14,a) is modified as follows

$$\varphi_c = V_c + (kT/q)\sinh^{-1}(N/2n_{ic}) - \rho_c \mathbf{J} \cdot \hat{\mathbf{i}}_n, \tag{15}$$

where \hat{i}_n is an inward-oriented normal versor; eqns. (14,b) and (14,c), instead, are left unmodified.

At Schottky-barrier junctions, the following conditions, arising from the thermionic-diffusion theory, are imposed:

$$\varphi_c = V_c - \Phi_B + (kT/q) \ln(N_c/n_{ic}) \qquad (16, a)$$

$$\mathbf{J}_n \bullet \hat{\mathbf{i}}_n = q v_n^T \left(n_c - n_o \right) \tag{16, b}$$

$$\mathbf{J}_{p} \bullet \hat{\mathbf{i}}_{n} = -q v_{p}^{T} \left(p_{e} - p_{o} \right), \tag{16,c}$$

where Φ_B is the barrier height, v_a^T and v_a^T are the thermionic emission velocities, defined as

$$v_n^T = A_n^* T^2 / q N_c \tag{17,a}$$

$$\mathbf{v}_n^T = A_n^* T^2 / q N_v, \tag{17,b}$$

 A_n^* , A_p^* being the Richardson constants or electrons and holes, and n_0 , p_0 the equilibrium carrier concentrations at the junction, i. e.

$$n_0 = n_{ie} \exp(q\varphi_0/kT) \tag{18,a}$$