DESIGNING AND PROGRAMMING MODERN COMPUTER SYSTEMS

SUPERCOMPUTING SYSTEMS:
RECONFIGURABLE
ARCHITECTURES

Svetlana P. Kartashev

Steven I. Kartashev

Svetlana P. Kartashev

International Survey Inputing Institute

Library of Congress Cataloging-in-Publication Data (Revised for vol. 2)

Designing and programming modern computers and systems.

Vol. 2— has title: Designing and programming modern computer systems.

Includes bibliographies and indexes.

Contents: v. 1. LSI modular computer systems—

2 Supercomputing systems
 1. Computer engineering. 2. Computer architecture.
 I. Kartashev, Svetlana. II. Kartashev, Steven I.

 III. Title: Designing and programming modern computer

systems. TK7885.D474 1982 004

81-21078

Editorial/production supervision: Raeia Maes Manufacturing buyér: Mary Ann Gloriande



© 1989 by Prentice-Hall, Inc. A Division of Simon & Schuster Englewood Cliffs, New Jersey 07632

All rights reserved. No part of this book may be reproduced, in any form or by any means, without permission in writing from the publisher.

Printed in the United States of America

10 0 8 7 6 5 4 3 2 1

ISBN 0-13-201435-1

Prentice-Hall International (UK) Limited, London
Prentice-Hall of Australia Pty. Limited, Sydney
Prentice-Hall Canada Inc., Toronto
Prentice-Hall Hispanoamericana, S.A., Mexico
Prentice-Hall of India Private Limited, New Delhi
Prentice-Hall of Japan, Inc., Tokyo
Simon & Schuster Asia Pte. Ltd., Singapore
Editora Prentice-Hall do Brasil, Ltda., Rio de Janeiro

Foreword

GENE MYRON AMDAHL

This is the second volume in the series, *Designing and Programming Modern Computer Systems*, initiated by Prentice Hall in 1982.

This volume deals with supercomputing in the context of reconfigurable architectures. The important class of these architectures, called dynamic architectures and invented by Svetlana P. Kartashev and Steven I. Kartashev in the 1970s, allows dynamic partitioning of the resources into different sets of computers with varied word sizes and automatic assumption of various computer architectures under the software control.

The authors' vision is to define a dynamic architecture as given hardware box assembled from processor and memory units that can be formed into differing computing structures under the program control. These structures are: multicomputers/multiprocessors, arrays, pipelines, networks, and mixed. Each structure is characterized by parameters variability extended to the architectural type of the structure (multicomputer, array, pipeline, network, mixed), the word sizes of its units (dynamic computers, processor elements, pipeline stages, network nodes), the number of units included in the structure, and the interconnections between concurrent structures formed dynamically.

The major objective of this approach is to improve performance through more extensive utilization of the available hardware resources than is possible to achieve in modern computer systems. Currently, available supercomputers achieve peak performance only for particular portions of computations being underutilized a significant portion of their time.

There are many reasons for this performance degradation, but the major one is associated with the **mismatch** between the hardware computing structure and the task being computed.

xiv Foreword

Sources of this mismatch are:

- Bit size mismatch: The bit size requirements of the program are smaller or larger than that of the hardware resources that compute this program. If these requirements are smaller, the difference in bit sizes extended to the processor and memory resources becomes unused and leads to performance degradation caused by the failure of the computer hardware to utilize it. If these requirements are larger, the computation should proceed in a much slower and less precise floating-point form, leading again to a performance degradation as a result.
- Concurrency mismatch: The program requirements on the number of parallel instruction and data streams are smaller or larger than those of the hardware resources. If these requirements are smaller, the idleness of the unused portion of the hardware leads to slowing the time of the execution of other concurrent programs (tasks) in the mix. If these requirements are larger, parallel information streams (instruction and/or data) must be computed sequentially, again leading to an increase in the overall computation time.
- Interconnection mismatch: The program requirements on the interconnection of the used resource units (processor and memory resources involved in computations) mismatch the available interconnections in a computer system.

As a result, the data exchanges among engaged resources take much longer than if these resources were connected optimally.

The only way to overcome mismatches that create a nonoptimal use of the hardware resources is through reconfigurable interconnections when the resources are partitioned dynamically into a varied number of computing structures each of which has the bit size also varied via software.

Another problem that must be solved is the development of very fast reconfiguration from one computing structure to another in order to eliminate any reconfiguration overhead from the total computation time. This radical departure from the conventional computation process requires development of program preprocessing techniques aimed at finding the optimal architectural structures that can be used in computations. Thereafter, these structures will be assumed automatically via software with the use of developed reconfiguration methodology.

What will happen as a result is that the same hardware resource will perform automatic switches from one architectural configuration to another in order to achieve a significant performance improvement because of the creation of tightly fitted computer structures and the release of redundant resources into computations of new programs.

Therefore, development of the software which, on the one hand, accomplishes actual system reconfigurations and which, on the other hand, finds a sequence of matching hardware computing structures that must be assumed in computations becomes the cornerstone of this approach.

The authors' solution to this formidable task involves developing the following:

- Comprehensive reconfiguration methodology which allows the authors to
 perform very fast reconfigurations in dynamic multicomputer systems/multicomputer networks and fault-tolerant reconfigurations. The latter are aimed
 at turning off the faulty modules from computations. The structure used
 previously is preserved. Its performance is organized on a reduced level
 with faulty modules being turned off.
- Program preprocessing techniques for dynamic multicomputer systems and multicomputer networks. The algorithms are developed to allow automatic construction of the sequence of architectural states that can be assumed during computations. The authors call this sequence the reconfiguration flow chart. Each state of the reconfiguration flow chart is understood as a set of concurrent dynamic computers with the word sizes selected by the programmer via software. The authors present techniques to accommodate both static programs and those arriving during computations (dynamic programs). For the dynamic programs, the flow chart constructed for static programs is modified by inserting dynamically created states that take into account the resource requirements of dynamic programs.

All in all, this volume contains highly original research material on supercomputing systems with dynamic architecture for use by hardware and software engineers in designing such systems and in performing their extensive software development.

The end result is to take advantage of the reconfigurability of the hardware for unlocking a new and heretofore unused source of performance improvement for the applications with very demanding requirements on supercomputer power, of which mission critical computations is a particular case.

Preface

This book is dedicated to the description of the principal software tools for dynamic architectures, which are called **reconfiguration software**. We will discuss the two categories of reconfiguration software:

- 1. reconfiguration methodology
- II. reconfiguration flow chart

Another major subject of this book is associated with extensive algorithm development aimed at performing comprehensive comparison computation made by dynamic architectures with those performed by conventional systems having similar resource complexity. The results of these comparisons are either in concrete speedup figures expressed in percentages or in other valid demonstrations of superior computations shown by dynamic architectures, if concrete numerical percentages cannot be obtained due to the multiplicity of alternative ways computations can be exhibited by conventional systems.

The composition of this book is as follows. Chapter I, Motivation:

- a. Introduces the problem of mission-critical Supercomputing systems which can be resolved only with the use of dynamic architectures.
- Finds desirable characteristics for dynamic architectures in mission-critical applications.
- c. Shows that dynamic architectures possess powerful capabilities for implementing most useful architectural features for reconfigurable architectures in mission-critical applications.

xviii Preface

Chapter II, Reconfiguration Software, discusses the two categories of reconfiguration software introduced above. It gives a comprehensive description of the reconfiguration methodology applicable for architectural and fault-tolerant reconfigurations. General problems of these reconfigurations are presented in Sec. 1. For the architectural reconfigurations introduced in Sec. 2, the following techniques are introduced:

- a. Multicomputer reconfigurations
- b. Network reconfigurations

For fault-tolerant reconfiguration (Secs. 5 through 7), we discuss the formation of gracefully degraded reconfigurable binary trees with the use of reconfigurations.

Chapter III introduces the software techniques leading to an automatic construction of the reconfiguration flow chart for two types of systems; (a) dynamic multicomputer systems (Secs. 3 and 5) and (b) dynamic networks organized as reconfigurable binary trees (Sec. 4).

For dynamic multicomputer systems, the construction of a reconfiguration flow chart leads toward the minimization of program delays and the total time of executing all programs from a given program mix. For reconfigurable binary trees, the construction of such a flow chart leads to a significant data-exchange optimization, because it is possible to select such tree configurations as consecutive states in this flow chart in which each pair of nodes with large data exchanges can be connected with the minimal communication path of length 1 (i.e., these two nodes become adjacent in a selected tree configuration).

Also, for dynamic multicomputer systems, we discuss two types of reconfiguration flow charts: static, in Sec. 3, and dynamic, in Sec. 5. A static reconfiguration flow chart takes into account the reconfiguration requests of those programs called static that are available in the system before the beginning of the procedures aimed at automatic construction of this flow chart.

A dynamic reconfiguration flow chart considers reconfiguration requests of those programs called dynamic that arrive at the system when it is executing a reconfiguration flow chart. Thus a dynamic reconfiguration flow chart can be conceived as a modified static flow chart with newly added architectural states created dynamically that take into account reconfiguration requests of dynamic programs.

The objectives of Chapter IV are:

- To outline the effect of dynamic reconfiguration on some popular ADA constructs
- 2. To give memory management techniques for data structures in relational data bases that are created dynamically

Section 1 is dedicated to handling, in dynamic architectures, such well-known ADA constructs as:

a. ADA packages (Sec. 1.1)

- **b.** Task rendezvous (Sec. 1.2)
- c. Exceptions handling (Sec. 1.3)

Section 2 introduces the topic of memory allocation in a relational data base implemented as a dynamically reconfigurable multiprocessor system including contentaddressable memories. The description of such a relational data base is made in Sec. 2.2. Section 2.3 performs the classification of all allocation schemes. Section 2.4 addresses the problem of file interference and Secs. 2.5 and 2.6 devise optimal allocations for various types of files introduced in Sec. 2.3.

Chapter V, Algorithm Development, discusses the organization of computations in dynamic architectures for the following classes of algorithms:

- a. General-purpose program mix made of concurrent programs with no data dependencies (Sec. 2.1)
- b. Parallel construct fork-join (Sec. 2.2)
- c. Producer-consumer algorithms (Sec. 3)
- d. Array computations encountered in the solution of relaxation equations and pulse deinterleaving algorithms (Sec. 4)
- e. Data-base management in tree data bases (Sec. 5)
- f. Real-time sorting (Sec. 6)
- g. Tree-structured algorithms (Sec. 7)

Finally, following Chapter V we present the conclusions to this volume. Overall conclusions are divided into the following topical areas presented in respective sections:

- a. Conclusions on the reconfiguration flow chart and reconfiguration methodology
- b. Conclusions on algorithm development

Svetlana P. Kartashev Steven 1. Kartashev

Contents.

FOREWORD xiii
by

Gene Myron Amdahl

PREFACE xvii

Chapter I

MOTIVATION: MISSION-CRITICAL COMPUTING, PROBLEMS AND SOLUTIONS 1

1	ADAPTABLE	SOFTWARE	FOR	MISSION-	CRITICAL	COMP	JTERS

- 1.1 Dedicated and Adaptable Supercomputing Systems 2
- 1.2 Two Types of Adaptable Software 3
 - 1.2.1 Reconfiguration Software for Adaptable Supercomputing Systems: Classification 3
 - 1.2.2 Assessment of Different Categories of Reconfiguration Software 5
 - 1.2.3 Retargetable Software 6
 - 1.2.4 Summary: Merger of Two Types of Adaptable Software 7

iv Contents

2	DESIRABLE ARCHITECTURAL CHARACTERISTICS OF MISSION- CRITICAL SUPERCOMPUTING SYSTEMS		
	2.1 2.2 2.3 2.4 2.5	Dynamic Precision of Operation 8 Dynamic Instruction and Data Parallelism 8 Capability of Changing the Type of Architecture 9 Enhanced Fault-Tolerance Accomplished Via Dynamic Replacement and Graceful Degradation 9 Summary: Modularity and Reconfigurability of the System Architecture	10
3	IMP	NAMIC ARCHITECTURE AS A POWERFUL MEANS OF PLEMENTING MOST USEFUL ARCHITECTURAL FEATURES OF SION-CRITICAL SUPERCOMPUTING SYSTEMS	10
	3.1 3.2 3.3 3.4	Major Drawbacks of Commercial Supercomputing Systems 11 Classes of Cost-Effective Applications for Dynamic Architectures 11 Comparative Evaluation Figures 14 Summary: Brief Analysis of Cost-Efficient Applications for Dynamic Architecture 16	
		Chapter II	•.
		RECONFIGURATION SOFTWARE: RECONFIGURATION METHODOLOGY 19	
1	INT	RODUCTION	19
2	AR	CHITECTURAL RECONFIGURATION	. 20
3 DYNAMIC RECONFIGURATIONS IN MULTICOMPUTER SYSTEM		NAMIC RECONFIGURATIONS IN MULTICOMPUTER SYSTEMS	22
	3.1 3.2	Sequence of Reconfiguration Steps for Multicomputer Systems 22 Resolution of Reconfiguration Conflicts for Multicomputer Architecture 2	<u>!</u> 4
		 3.2.1 Condition for Reconfiguration Conflict 24 3.2.2 Conflict Resolution: Overall Organization 25 3.2.3 Organization of Architectural Interrupt 30 	
	3.3	Task Synchronization 38	
		 3.3.1 No Conflict Reconfiguration 38 3.3.2 Conflict Reconfiguration 38 3.3.3 Software Organization 39 	
	3.4	Access of Variable Codes and Establishment of New Interconnections in the Network 41	
		3.4.1 Description of a Dynamic Architecture with Minimal Complexity 3.4.2 Storage of Control Codes 43	41

		3.4.3	Establishment of New Interconnections of the Interconnection Network 44		
	3.5	Genera	Observations About Program Start-Up 45		
4		NAMIC WORK	RECONFIGURATIONS FOR MULTICOMPUTER S	46	
	4.1 4.2 4.3		nce Between Network and Multicomputer Reconfigurations 47 pution and Composition 49 tion 51		
		4.3.3 4.3.4	Overall Outline of Cost-Effective Computations for DMN, Assuming Rings, Trees. and Stars 51 Two Factors of Performance Optimization 52 Concurrent Reconfiguration 54 Contribution of Shift-Register Theory 56 Problem of Network Analysis and Synthesis 59		
	4.4	Classif	ication Among Network Structures: Overview and Examples 61		
		4.4.1 4.4.2 4.4.3	Single and Composite SRVB 61 Reconfiguration of a SRVB into a Given Shifting Format, SF 62 Types of Network Structures 64		
	4.5	Single	Ring Structures: Analysis and Synthesis 69		
		4.5.2 4.5.3 4.5.4 4.5.5	Generic Ring 70 Bias Structure 71 Period of Generic Ring 73 Transforming a Generic Ring into Another Ring of Single Ring Structure 77 Quantitative Characterization of a Single Ring Structure 82 Analysis and Synthesis of Single Ring Structures 84		
	4.6	.6 Composite Ring Structures 87			
		4.6.1 4.6.2	Multiple Single Rings 88 Arbitrary Shifting Formats 90		
	4.7	Single	Tree Structures 94		
		4.7.1 4.7.2 4.7.3	Bias Structure for a Noncircular Shifting Format 95 Synthesis of the Root 97 Synthesis of an Arbitrary Tree Node (Non-leaves or Leaves) 100		
	4.8	Efficie	nt Internode Communications in Reconfigurable Binary Trees 103		
		4.8.1 4.8.2 4.8.3	Node-Root Communications 108		
	4.9		sions on Introduced Techniques for Network Reconfigurations ommunications //6		
		4.9.1 4.9.2	Assessment of Introduced Reconfiguration Methodology 116 Assessment of Introduced Communication Techniques 117		

vi Contents

5	FAULT-TOLERANT RECONFIGURATION IN A RECONFIGURABLE BINARY TREE: OVERVIEW	118		
	 5.1 Circuit- and Module-Level Reconfigurations 118 5.2 Gracefully Degraded Binary Trees 119 			
	5.2.1 Type 1 Graceful Degradation 123 5.2.2 Type 2 Graceful Degradation 123			
	5.3 Two Approaches for Tree Reconfiguration 124			
6	SOFTWARE RECONFIGURATION METHODOLOGY FOR FAULT- TOLERANT RECONFIGURABLE BINARY TREES	125		
	 6.1 Section Composition 125 6.2 Level and Mixed Reconfigurations in a Binary Tree 126 			
	6.2.1 Recursive and Successor-Preserving Structure, P _i , of Tree Nodes Generated with SRVB 126			
	6.3 Fault-Tolerant Reconfigurations 133			
	 6.3.1 Faulty Nonleaves and Fault-Free Leaves 133 6.3.2 Faulty Leaves and Nonleaves 135 6.3.3 Conclusions 141 			
7	CONCLUSIONS TO CHAPTER II	142		
	 7.1 Architectural Reconfiguration 142 7.2 Fault-Tolerant Reconfigurations 143 			
	Chapter III			
	RECONFIGURATION FLOW CHART 145			
1	INTRODUCTION	145		
2	STATIC RESOURCE ASSIGNMENTS	146		
3	•			
	MULTICOMPUTER SYSTEMS	146		
	3.1 Analysis of Bit Sizes and Array Dimensions of Computed Variables 147			
•	3.1.1 Classification of Nodes in a Program Graph 148 3.1.2 Alogrithm for Constructing a Program Graph (Algorithm 1) 149 3.1.3 Number of Loop Iterations 154			
	3.1.4 Undefined Parameter of Iterations 156 3.1.5 Maximal and Intermediate Bit Sizes of Computed Variables 157 3.1.6 Finding Bit Sizes of Graph Nodes 157			
	3.1.7 Array Dimensions of Variables Computed in Graph Nodes 159			

	esource Diagrams for Individual Programs 159 2.1 Bit-Size Diagram of a Program Graph 160
2	2 1 Dit Sine Diagram of a Program Graph 160
3. 3.	2.1 Bil-Size Diagram of a Program Graph 160 2.2 Alignment of the Bit Size Diagram 160 2.3 Time to Execute One Task in a Dynamic Computer 161 2.4 P-Resource Diagram 165
3.3 A	daptive Assignment of System Resources 166
	3.1 Priority Assignment 166 3.2 Construction of the CE Resource Diagram 169
	C Group Flow Chart 181 E Resource Diagram 184
3.	5.1 Procedures for Mapping Data Arrays onto Primary Memory of a DC Group 185
3	5.2 Procedures for Mapping Instruction Arrays onto Primary Memory of a DC Group 185
3.6 C	onclusions 191
	C RESOURCE ASSIGNMENTS IN RECONFIGURABLE 19
4.1 D	ata Exchange Optimization: Overview and Examples 193
4	1.1 Execution of Table III.4 in a Static Binary Tree 194 1.2 Execution of Table III.4 in Dynamic Tree Configurations 197 1.3 Summary 199
4.2 D	ata Exchange Optimization Algorithm: Overall Structure 199
4	2.1 Description of One Iteration of Data-Exchange Optimization 199
	eneral Concurrency Test Between Two Data Paths in Reconfigurable inary Tree 200
	3.1 Paths Concurrency in a Reconfigurable Binary Tree 200 3.2 Fast Path Concurrency Test 202
4.5 H	ath Durations in Reconfigurable Binary Tree 210 andling the Data-Exchange Table with the Use of Process 2 211 complexity of the Two Processes (Processes 1 and 2) 216
	.6.1 Complexity of Process 1 216 .6.2 Complexity of Process 2 217
4.7	fonclusions 218
DYNA	MIC RESOURCE ASSIGNMENTS 21
5.2 D 5.3 A 5.4 C	tatic and Dynamic Programs 219 dynamic Assignment: Brief Overview and Material Composition 220 ssigned and Nonassigned Programs 221 conditions of Dynamic Assignment 222 wo Types of Queues of Start-Up Messages 223

5

viii	Contents

/111	•	Conten	IS	
		5.51 5.5.2	Assigned Queue 223 Nonassigned Queue of Start-Up Messages 224	
	5.6	Interac	ction Between Assigned and Nonassigned Queues 225	
		5.6.1 5.6.2 5.6.3 5.6.4		
	5.7	Progra	im Start-Up in the New Architectural State 244	
		5.7.1	Organization of the One-to-One Correspondence Between the Reconfiguration Flow Chart and the Assigned Queue of SUM Messages 244	
		5.7.2	Distribution of Start-Up Information Among Dynamic Computers 246	
6	CO	NCLUS	IONS TO CHAPTER III	24
	6.1		ization Criteria Used in Resource Assignment for Different uting Structures 246	
			Chapter IV	
			DYNAMIC COMPILER 249	
1			ECT OF DYNAMIC RECONFIGURATION ON ADA	24
	1.1	Ada P	Packages 250	
		1.1.2	Selective Access to a Private Part of the Package 253	
	1.2	Task F	Rendezvous 255	
		1.2.1 1.2.2 1.2.3	Description of Task Rendezvous Construct 255 Organization of Task Rendezvous in Dynamic Architecture 258 Assessment of Adopted Organizations for Task Rendezvous 265	
	1.3	Except	tions Handling 266	
		1.3.1 1.3.2 1.3.3 1.3.4	Ada Exceptions 266 Two Types of Numeric Errors 267 Insufficient Range 267 Insufficient Accuracy 268	

	2.3	Data Base 278 2.2.5 Problem of Memory Allocation 280 Classification of Allocation Schemes 281	
	2.3	Classification of Allocation Schemes 281 2.3.1 Minimal and Nonminimal Data Files 281 2.3.2 Classification of Files That Can Be Stored in the CAM Memory 2	<i>81</i>
		2.3.3 Parallel Operation of Several CAM Memories 285	07
	2.4	Structure of a Minimal File and File Interference Problem 285	
		2.4.1 Structure of the Minimal File 286 2.4.2 File Interference Record 287 2.4.3 Fetches of Minimal File During One Memory Cycle 287	1
	2.5 Noninterfering File Allocation for Minimal Processor Files 2882.6 Nonminimal Files 290		
		2.6.1 Regular Non-Minimal Files 291 2.6.2 Irregular Files 303	
	2.7	Conclusions: Assessment of Allocation Methodology Presented 306	
3	CO	CLUSIONS TO CHAPTER IV	308
		Chapter V	
		Silaptor V	
		ALGORITHM DEVELOPMENT 309	
	****	ANTONIA	
1		ODUCTION	309
2	GE	GRAL-PURPOSE PARALLEL ALGORITHMS	311
	2.1 2.2	General-Purpose Program Mix 311 Parallel Construct Fork-Join 312	

Cun	ne mi7		
:	2.2.1	Definition of Fork-Join Construct 314	
:	2.2.3		
	2.2.4	Mismatch Between Program Resource Requirements and System	
	225	* *	
		Execution of the Mixed Mismatch Fork-Join by the System with	
	2.2.7		
PRO	DUCE	R-CONSUMER ALGORITHMS	327
3.1	Genera	al Bus Organization 328	
		•	
ARR	AY C	OMPUTATIONS	344
		•	
DAT	A BAS	SE MANAGEMENT IN TREE DATA BASES	367
REA	L-TIM	IE SORTING	368
6.1			
6.3			
DIVI	DE-A	ND-CONQUER OR TREE STRUCTURED ALGORITHMS	371
CON	CLUS	IONS TO THE BOOK	371
	PRO 3.1 3.2 3.3 ARR 4.1 4.2 DAT REA 6.1 6.2 6.3	2.2.2 2.2.3 2.2.4 2.2.5 2.2.6 2.2.7 PRODUCE 3.1 General 3.1.1 3.1.2 3.2 Data E 3.3 Organ 3.3.1 3.3.2 ARRAY Conducted 4.2.1 4.2.2 DATA BASS REAL-TIM 6.1 Motiv. 6.2 Comp. 6.3 Most 1 DIVIDE-All DIVIDE-All	2.2.1 Definition of Fork-Join Construct 314 2.2.2 Execution of the Fork-Join Construct 315 2.3 Match Between Program Resource Requirements and System Reconfiguration 315 2.2.4 Mismatch Between Program Resource Requirements and System Reconfiguration 317 2.2.5 Fork-Join Requirements for the Mixed Mismatch 317 2.2.6 Execution of the Mixed Mismatch Fork-Join by the System with Dynamic Architecture 318 2.2.7 Execution of the Mixed Mismatch Fork-Join by the Conventional System 326 PRODUCER-CONSUMER ALGORITHMS 3.1 General Bus Organization 328 3.1.1 Data Exchanges Between Dynamic Computers 329 3.1.2 Distributed Operating System 336 3.2 Data Exchange Instructions 339 3.3 Organization of Programming Construct Fetch-Store 340 3.3.1 Four-Step Computation of FS 341 3.3.2 Performance Evaluation 342 ARRAY COMPUTATIONS 4.1 Dynamic Array Architecture 344 4.2 Selected Array Algorithms 347 4.2.1 Relaxation Equations 347 4.2.2 Pulse Deinterleaving 357 DATA BASE MANAGEMENT IN TREE DATA BASES REAL-TIME SORTING 6.1 Motivation 368 6.2 Computation Requirements 369