

DESIGNING AND PROGRAMMING MODERN COMPUTER SYSTEMS

Volume II

SUPERCOMPUTING SYSTEMS: RECONFIGURABLE ARCHITECTURES

Svetlana P. Kartashev

Steven I. Kartashev

DESIGNING AND PROGRAMMING MODERN COMPUTER SYSTEMS

Volume II

SUPERCOMPUTING SYSTEMS: RECONFIGURABLE ARCHITECTURES

Svetlana P. Kartashev

International Supercomputing Institute



PRENTICE HALL, Englewood Cliffs, New Jersey 07632

Library of Congress Cataloging-in-Publication Data
(Revised for vol. 2)

Designing and programming modern computers and systems.

Vol. 2— has title: Designing and programming
modern computer systems.

Includes bibliographies and indexes.

Contents: v. 1. LSI modular computer systems—

v. 2 Supercomputing systems.

I. Computer engineering. 2. Computer architecture.

I. Kartashev, Svetlana. II. Kartashev, Steven I.

III. Title: Designing and programming modern computer
systems.

TK7885.D474 1982 004

81-21078

Editorial/production supervision: *Raeia Maes*
Manufacturing buyer: *Mary Ann Gloriande*



© 1989 by Prentice-Hall, Inc.

A Division of Simon & Schuster

Englewood Cliffs, New Jersey 07632

All rights reserved. No part of this book may be
reproduced, in any form or by any means,
without permission in writing from the publisher.

Printed in the United States of America

10 9 8 7 6 5 4 3 2 1

ISBN 0-13-201435-1

Prentice-Hall International (UK) Limited, *London*

Prentice-Hall of Australia Pty. Limited, *Sydney*

Prentice-Hall Canada Inc., *Toronto*

Prentice-Hall Hispanoamericana, S.A., *Mexico*

Prentice-Hall of India Private Limited, *New Delhi*

Prentice-Hall of Japan, Inc., *Tokyo*

Simon & Schuster Asia Pte. Ltd., *Singapore*

Editora Prentice-Hall do Brasil, Ltda., *Rio de Janeiro*

Foreword

BY

GENE MYRON AMDAHL

This is the second volume in the series, *Designing and Programming Modern Computer Systems*, initiated by Prentice Hall in 1982.

This volume deals with supercomputing in the context of reconfigurable architectures. The important class of these architectures, called dynamic architectures and invented by Svetlana P. Kartashev and Steven I. Kartashev in the 1970s, allows dynamic partitioning of the resources into different sets of computers with varied word sizes and automatic assumption of various computer architectures under the software control.

The authors' vision is to define a dynamic architecture as given hardware box assembled from processor and memory units that can be formed into differing computing structures under the program control. These structures are: multicomputers/multiprocessors, arrays, pipelines, networks, and mixed. Each structure is characterized by parameters variability extended to the architectural type of the structure (multicomputer, array, pipeline, network, mixed), the word sizes of its units (dynamic computers, processor elements, pipeline stages, network nodes), the number of units included in the structure, and the interconnections between concurrent structures formed dynamically.

The major objective of this approach is to improve performance through more extensive utilization of the available hardware resources than is possible to achieve in modern computer systems. Currently, available supercomputers achieve peak performance only for particular portions of computations being underutilized a significant portion of their time.

There are many reasons for this performance degradation, but the major one is associated with the **mismatch** between the hardware computing structure and the task being computed.

Sources of this mismatch are:

- **Bit size mismatch:** The bit size requirements of the program are smaller or larger than that of the hardware resources that compute this program. If these requirements are smaller, the difference in bit sizes extended to the processor and memory resources becomes unused and leads to **performance degradation** caused by the failure of the computer hardware to utilize it. If these requirements are larger, the computation should proceed in a much slower and less precise floating-point form, leading again to a performance degradation as a result.
- **Concurrency mismatch:** The program requirements on the number of parallel instruction and data streams are smaller or larger than those of the hardware resources. If these requirements are smaller, the idleness of the unused portion of the hardware leads to slowing the time of the execution of other concurrent programs (tasks) in the mix. If these requirements are larger, parallel information streams (instruction and/or data) must be computed sequentially, again leading to an increase in the overall computation time.
- **Interconnection mismatch:** The program requirements on the interconnection of the used resource units (processor and memory resources involved in computations) mismatch the available interconnections in a computer system.

As a result, the data exchanges among engaged resources take much longer than if these resources were connected optimally.

The only way to overcome mismatches that create a nonoptimal use of the hardware resources is through reconfigurable interconnections when the resources are partitioned dynamically into a varied number of computing structures each of which has the bit size also varied via software.

Another problem that must be solved is the development of very fast reconfiguration from one computing structure to another in order to eliminate any reconfiguration overhead from the total computation time. This radical departure from the conventional computation process requires development of program preprocessing techniques aimed at finding the optimal architectural structures that can be used in computations. Thereafter, these structures will be assumed automatically via software with the use of developed reconfiguration methodology.

What will happen as a result is that the same hardware resource will perform automatic switches from one architectural configuration to another in order to achieve a significant performance improvement because of the creation of tightly fitted computer structures and the release of redundant resources into computations of new programs.

Therefore, development of the software which, on the one hand, accomplishes actual system reconfigurations and which, on the other hand, finds a sequence of matching hardware computing structures that must be assumed in computations becomes the cornerstone of this approach.

The authors' solution to this formidable task involves developing the following:

- **Comprehensive reconfiguration methodology** which allows the authors to perform very fast reconfigurations in dynamic multicomputer systems/multicomputer networks and fault-tolerant reconfigurations. The latter are aimed at turning off the faulty modules from computations. The structure used previously is preserved. Its performance is organized on a reduced level with faulty modules being turned off.
- **Program preprocessing techniques** for dynamic multicomputer systems and multicomputer networks. The algorithms are developed to allow automatic construction of the sequence of architectural states that can be assumed during computations. The authors call this sequence the **reconfiguration flow chart**. Each state of the reconfiguration flow chart is understood as a set of concurrent dynamic computers with the word sizes selected by the programmer via software. The authors present techniques to accommodate both static programs and those arriving during computations (dynamic programs). For the dynamic programs, the flow chart constructed for static programs is modified by inserting dynamically created states that take into account the resource requirements of dynamic programs.

All in all, this volume contains highly original research material on supercomputing systems with dynamic architecture for use by hardware and software engineers in designing such systems and in performing their extensive software development.

The end result is to take advantage of the reconfigurability of the hardware for unlocking a new and heretofore unused source of performance improvement for the applications with very demanding requirements on supercomputer power, of which mission critical computations is a particular case.

Preface

This book is dedicated to the description of the principal software tools for dynamic architectures, which are called **reconfiguration software**. We will discuss the two categories of reconfiguration software:

- I. reconfiguration methodology
- II. reconfiguration flow chart

Another major subject of this book is associated with extensive algorithm development aimed at performing comprehensive comparison computation made by dynamic architectures with those performed by conventional systems having similar resource complexity. The results of these comparisons are either in concrete speed-up figures expressed in percentages or in other valid demonstrations of superior computations shown by dynamic architectures, if concrete numerical percentages cannot be obtained due to the multiplicity of alternative ways computations can be exhibited by conventional systems.

The composition of this book is as follows. Chapter I, **Motivation**:

- a. Introduces the problem of mission-critical Supercomputing systems which can be resolved only with the use of dynamic architectures.
- b. Finds desirable characteristics for dynamic architectures in mission-critical applications.
- c. Shows that dynamic architectures possess powerful capabilities for implementing most useful architectural features for reconfigurable architectures in mission-critical applications.

Chapter II, **Reconfiguration Software**, discusses the two categories of reconfiguration software introduced above. It gives a comprehensive description of the reconfiguration methodology applicable for architectural and fault-tolerant reconfigurations. General problems of these reconfigurations are presented in Sec. 1. For the architectural reconfigurations introduced in Sec. 2, the following techniques are introduced:

- a. Multicomputer reconfigurations
- b. Network reconfigurations

For fault-tolerant reconfiguration (Secs. 5 through 7), we discuss the formation of gracefully degraded reconfigurable binary trees with the use of reconfigurations.

Chapter III introduces the software techniques leading to an automatic construction of the **reconfiguration flow chart** for two types of systems; (a) **dynamic multicomputer systems** (Secs. 3 and 5) and (b) **dynamic networks organized as reconfigurable binary trees** (Sec. 4).

For dynamic multicomputer systems, the construction of a reconfiguration flow chart leads toward the minimization of program delays and the total time of executing all programs from a given program mix. For reconfigurable binary trees, the construction of such a flow chart leads to a significant data-exchange optimization, because it is possible to select such tree configurations as consecutive states in this flow chart in which each pair of nodes with large data exchanges can be connected with the minimal communication path of length 1 (i.e., these two nodes become adjacent in a selected tree configuration).

Also, for dynamic multicomputer systems, we discuss two types of reconfiguration flow charts: **static**, in Sec. 3, and **dynamic**, in Sec. 5. A **static reconfiguration flow chart** takes into account the reconfiguration requests of those programs called **static** that are available in the system before the beginning of the procedures aimed at automatic construction of this flow chart.

A **dynamic reconfiguration flow chart** considers reconfiguration requests of those programs called **dynamic** that arrive at the system when it is executing a reconfiguration flow chart. Thus a dynamic reconfiguration flow chart can be conceived as a modified static flow chart with newly added architectural states created dynamically that take into account reconfiguration requests of dynamic programs.

The objectives of Chapter IV are:

- 1. To outline the effect of dynamic reconfiguration on some popular ADA constructs
- 2. To give memory management techniques for data structures in relational data bases that are created dynamically

Section 1 is dedicated to handling, in dynamic architectures, such well-known ADA constructs as:

- a. ADA packages (Sec. 1.1)

- b. Task rendezvous (Sec. 1.2)
- c. Exceptions handling (Sec. 1.3)

Section 2 introduces the topic of memory allocation in a relational data base implemented as a dynamically reconfigurable multiprocessor system including content-addressable memories. The description of such a relational data base is made in Sec. 2.2. Section 2.3 performs the classification of all allocation schemes. Section 2.4 addresses the problem of file interference and Secs. 2.5 and 2.6 devise optimal allocations for various types of files introduced in Sec. 2.3.

Chapter V, **Algorithm Development**, discusses the organization of computations in dynamic architectures for the following classes of algorithms:

- a. General-purpose program mix made of concurrent programs with no data dependencies (Sec. 2.1)
- b. Parallel construct fork-join (Sec. 2.2)
- c. Producer-consumer algorithms (Sec. 3)
- d. Array computations encountered in the solution of relaxation equations and pulse deinterleaving algorithms (Sec. 4)
- e. Data-base management in tree data bases (Sec. 5)
- f. Real-time sorting (Sec. 6)
- g. Tree-structured algorithms (Sec. 7)

Finally, following Chapter V we present the conclusions to this volume. Overall conclusions are divided into the following topical areas presented in respective sections:

- a. Conclusions on the reconfiguration flow chart and reconfiguration methodology
- b. Conclusions on algorithm development

Svetlana P. Kartashev
Steven I. Kartashev

Contents

FOREWORD xiii

by

Gene Myron Amdahl

PREFACE xvii

Chapter I

MOTIVATION: MISSION-CRITICAL COMPUTING, PROBLEMS AND SOLUTIONS 1

1 ADAPTABLE SOFTWARE FOR MISSION-CRITICAL COMPUTERS 1

1.1 Dedicated and Adaptable Supercomputing Systems 2

1.2 Two Types of Adaptable Software 3

1.2.1 *Reconfiguration Software for Adaptable Supercomputing Systems:
Classification* 3

1.2.2 *Assessment of Different Categories of Reconfiguration Software* 5

1.2.3 *Retargetable Software* 6

1.2.4 *Summary: Merger of Two Types of Adaptable Software* 7

iv *Contents*

2	DESIRABLE ARCHITECTURAL CHARACTERISTICS OF MISSION-CRITICAL SUPERCOMPUTING SYSTEMS	8
2.1	Dynamic Precision of Operation	8
2.2	Dynamic Instruction and Data Parallelism	8
2.3	Capability of Changing the Type of Architecture	9
2.4	Enhanced Fault-Tolerance Accomplished Via Dynamic Replacement and Graceful Degradation	9
2.5	Summary: Modularity and Reconfigurability of the System Architecture	10
3	DYNAMIC ARCHITECTURE AS A POWERFUL MEANS OF IMPLEMENTING MOST USEFUL ARCHITECTURAL FEATURES OF MISSION-CRITICAL SUPERCOMPUTING SYSTEMS	10
3.1	Major Drawbacks of Commercial Supercomputing Systems	11
3.2	Classes of Cost-Effective Applications for Dynamic Architectures	11
3.3	Comparative Evaluation Figures	14
3.4	Summary: Brief Analysis of Cost-Efficient Applications for Dynamic Architecture	16

Chapter II

RECONFIGURATION SOFTWARE: RECONFIGURATION METHODOLOGY 19

1	INTRODUCTION	19
2	ARCHITECTURAL RECONFIGURATION	20
3	DYNAMIC RECONFIGURATIONS IN MULTICOMPUTER SYSTEMS	22
3.1	Sequence of Reconfiguration Steps for Multicomputer Systems	22
3.2	Resolution of Reconfiguration Conflicts for Multicomputer Architecture	24
3.2.1	Condition for Reconfiguration Conflict	24
3.2.2	Conflict Resolution: Overall Organization	25
3.2.3	Organization of Architectural Interrupt	30
3.3	Task Synchronization	38
3.3.1	No Conflict Reconfiguration	38
3.3.2	Conflict Reconfiguration	38
3.3.3	Software Organization	39
3.4	Access of Variable Codes and Establishment of New Interconnections in the Network	41
3.4.1	Description of a Dynamic Architecture with Minimal Complexity	41
3.4.2	Storage of Control Codes	43

- 3.4.3 *Establishment of New Interconnections of the Interconnection Network* 44

3.5 General Observations About Program Start-Up 45

4 DYNAMIC RECONFIGURATIONS FOR MULTICOMPUTER NETWORKS

46

- 4.1 *Difference Between Network and Multicomputer Reconfigurations* 47
- 4.2 *Contribution and Composition* 49
- 4.3 *Motivation* 51
 - 4.3.1 *Overall Outline of Cost-Effective Computations for DMN, Assuming Rings, Trees, and Stars* 51
 - 4.3.2 *Two Factors of Performance Optimization* 52
 - 4.3.3 *Concurrent Reconfiguration* 54
 - 4.3.4 *Contribution of Shift-Register Theory* 56
 - 4.3.5 *Problem of Network Analysis and Synthesis* 59
- 4.4 *Classification Among Network Structures: Overview and Examples* 61
 - 4.4.1 *Single and Composite SRVB* 61
 - 4.4.2 *Reconfiguration of a SRVB into a Given Shifting Format, SF* 62
 - 4.4.3 *Types of Network Structures* 64
- 4.5 *Single Ring Structures: Analysis and Synthesis* 69
 - 4.5.1 *Generic Ring* 70
 - 4.5.2 *Bias Structure* 71
 - 4.5.3 *Period of Generic Ring* 73
 - 4.5.4 *Transforming a Generic Ring into Another Ring of Single Ring Structure* 77
 - 4.5.5 *Quantitative Characterization of a Single Ring Structure* 82
 - 4.5.6 *Analysis and Synthesis of Single Ring Structures* 84
- 4.6 *Composite Ring Structures* 87
 - 4.6.1 *Multiple Single Rings* 88
 - 4.6.2 *Arbitrary Shifting Formats* 90
- 4.7 *Single Tree Structures* 94
 - 4.7.1 *Bias Structure for a Noncircular Shifting Format* 95
 - 4.7.2 *Synthesis of the Root* 97
 - 4.7.3 *Synthesis of an Arbitrary Tree Node (Non-leaves or Leaves)* 100
- 4.8 *Efficient Internode Communications in Reconfigurable Binary Trees* 103
 - 4.8.1 *Communication Circuits Inside Transit Node* 103
 - 4.8.2 *Node-Root Communications* 108
 - 4.8.3 *Node-Node Communication, $N_s \rightarrow N_d$* 113
- 4.9 *Conclusions on Introduced Techniques for Network Reconfigurations and Communications* 116
 - 4.9.1 *Assessment of Introduced Reconfiguration Methodology* 116
 - 4.9.2 *Assessment of Introduced Communication Techniques* 117

vi **Contents**

5	FAULT-TOLERANT RECONFIGURATION IN A RECONFIGURABLE BINARY TREE: OVERVIEW	118
5.1	Circuit- and Module-Level Reconfigurations	118
5.2	Gracefully Degraded Binary Trees	119
5.2.1	Type 1 Graceful Degradation	123
5.2.2	Type 2 Graceful Degradation	123
5.3	Two Approaches for Tree Reconfiguration	124
6	SOFTWARE RECONFIGURATION METHODOLOGY FOR FAULT-TOLERANT RECONFIGURABLE BINARY TREES	125
6.1	Section Composition	125
6.2	Level and Mixed Reconfigurations in a Binary Tree	126
6.2.1	Recursive and Successor-Preserving Structure, P_i , of Tree Nodes Generated with SRVB	126
6.3	Fault-Tolerant Reconfigurations	133
6.3.1	Faulty Nonleaves and Fault-Free Leaves	133
6.3.2	Faulty Leaves and Nonleaves	135
6.3.3	Conclusions	141
7	CONCLUSIONS TO CHAPTER II	142
7.1	Architectural Reconfiguration	142
7.2	Fault-Tolerant Reconfigurations	143

Chapter III

RECONFIGURATION FLOW CHART 145

1	INTRODUCTION	145
2	STATIC RESOURCE ASSIGNMENTS	146
3	RESOURCE ASSIGNMENT FOR DYNAMIC MULTICOMPUTER SYSTEMS	146
3.1	Analysis of Bit Sizes and Array Dimensions of Computed Variables	147
3.1.1	Classification of Nodes in a Program Graph	148
3.1.2	Algorithm for Constructing a Program Graph (Algorithm 1)	149
3.1.3	Number of Loop Iterations	154
3.1.4	Undefined Parameter of Iterations	156
3.1.5	Maximal and Intermediate Bit Sizes of Computed Variables	157
3.1.6	Finding Bit Sizes of Graph Nodes	157
3.1.7	Array Dimensions of Variables Computed in Graph Nodes	159

3.2	Resource Diagrams for Individual Programs	159
3.2.1	Bit-Size Diagram of a Program Graph	160
3.2.2	Alignment of the Bit Size Diagram	160
3.2.3	Time to Execute One Task in a Dynamic Computer	161
3.2.4	P-Resource Diagram	165
3.3	Adaptive Assignment of System Resources	166
3.3.1	Priority Assignment	166
3.3.2	Construction of the CE Resource Diagram	169
3.4	DC Group Flow Chart	181
3.5	ME Resource Diagram	184
3.5.1	Procedures for Mapping Data Arrays onto Primary Memory of a DC Group	185
3.5.2	Procedures for Mapping Instruction Arrays onto Primary Memory of a DC Group	185
3.6	Conclusions	191
4	STATIC RESOURCE ASSIGNMENTS IN RECONFIGURABLE BINARY TREE	191
4.1	Data Exchange Optimization: Overview and Examples	193
4.1.1	Execution of Table III.4 in a Static Binary Tree	194
4.1.2	Execution of Table III.4 in Dynamic Tree Configurations	197
4.1.3	Summary	199
4.2	Data Exchange Optimization Algorithm: Overall Structure	199
4.2.1	Description of One Iteration of Data-Exchange Optimization	199
4.3	General Concurrency Test Between Two Data Paths in Reconfigurable Binary Tree	200
4.3.1	Paths Concurrency in a Reconfigurable Binary Tree	200
4.3.2	Fast Path Concurrency Test	202
4.4	Path Durations in Reconfigurable Binary Tree	210
4.5	Handling the Data-Exchange Table with the Use of Process 2	211
4.6	Complexity of the Two Processes (Processes 1 and 2)	216
4.6.1	Complexity of Process 1	216
4.6.2	Complexity of Process 2	217
4.7	Conclusions	218
5	DYNAMIC RESOURCE ASSIGNMENTS	219
5.1	Static and Dynamic Programs	219
5.2	Dynamic Assignment: Brief Overview and Material Composition	220
5.3	Assigned and Nonassigned Programs	221
5.4	Conditions of Dynamic Assignment	222
5.5	Two Types of Queues of Start-Up Messages	223

viii Contents

5.5.1	<i>Assigned Queue</i>	223
5.5.2	<i>Nonassigned Queue of Start-Up Messages</i>	224
5.6	<i>Interaction Between Assigned and Nonassigned Queues</i>	225
5.6.1	<i>Reassignment of Architectural States</i>	229
5.6.2	<i>Creation of a New Architectural State</i>	229
5.6.3	<i>Absorption of the NAQ Queue</i>	233
5.6.4	<i>Creation of the Architectural Sequences for Long and Tasked Programs</i>	238
5.7	<i>Program Start-Up in the New Architectural State</i>	244
5.7.1	<i>Organization of the One-to-One Correspondence Between the Reconfiguration Flow Chart and the Assigned Queue of SUM Messages</i>	244
5.7.2	<i>Distribution of Start-Up Information Among Dynamic Computers</i>	246
6	CONCLUSIONS TO CHAPTER III	246
6.1	<i>Optimization Criteria Used in Resource Assignment for Different Computing Structures</i>	246

Chapter IV

DYNAMIC COMPILER 249

1	THE EFFECT OF DYNAMIC RECONFIGURATION ON ADA LANGUAGE CONSTRUCTS	249
1.1	<i>Ada Packages</i>	250
1.1.1	<i>Visible Part</i>	250
1.1.2	<i>Private Information</i>	251
1.1.3	<i>Creation of Ada Packages in Dynamic Architecture</i>	252
1.1.4	<i>Access to a Visible Part of the Package</i>	252
1.1.5	<i>Selective Access to a Private Part of the Package</i>	253
1.1.6	<i>Conclusions</i>	255
1.2	<i>Task Rendezvous</i>	255
1.2.1	<i>Description of Task Rendezvous Construct</i>	255
1.2.2	<i>Organization of Task Rendezvous in Dynamic Architecture</i>	258
1.2.3	<i>Assessment of Adopted Organizations for Task Rendezvous</i>	265
1.3	<i>Exceptions Handling</i>	266
1.3.1	<i>Ada Exceptions</i>	266
1.3.2	<i>Two Types of Numeric Errors</i>	267
1.3.3	<i>Insufficient Range</i>	267
1.3.4	<i>Insufficient Accuracy</i>	268

1.3.5	<i>Comparative Assessment of Floating-Point Versus Fixed-Point Performance from the Viewpoint of Conventional Exception Handling</i>	269
1.3.6	<i>Handling Numeric Errors by Dynamic Architecture</i>	269
1.3.7	<i>Handling Numeric Errors in Dynamic Architectures: Assessment</i>	273
2	MEMORY ALLOCATION IN RELATIONAL DATA BASES	273
2.1	Motivation	273
2.1.1	<i>Usefulness of Content-Addressable Memories for Handling High-Performance Relational Data Bases</i>	274
2.2	Relational Data Base	276
2.2.1	<i>Definition of a Relational Data Base</i>	277
2.2.2	<i>The Use of RAMs for Storing a Relational Data Base</i>	277
2.2.3	<i>The Use of Content-Addressable Memories</i>	278
2.2.4	<i>Reconfigurable Multiprocessor Architecture for Handling a Relational Data Base</i>	278
2.2.5	<i>Problem of Memory Allocation</i>	280
2.3	Classification of Allocation Schemes	281
2.3.1	<i>Minimal and Nonminimal Data Files</i>	281
2.3.2	<i>Classification of Files That Can Be Stored in the CAM Memory</i>	281
2.3.3	<i>Parallel Operation of Several CAM Memories</i>	285
2.4	Structure of a Minimal File and File Interference Problem	285
2.4.1	<i>Structure of the Minimal File</i>	286
2.4.2	<i>File Interference Record</i>	287
2.4.3	<i>Fetches of Minimal File During One Memory Cycle</i>	287
2.5	Noninterfering File Allocation for Minimal Processor Files	288
2.6	Nonminimal Files	290
2.6.1	<i>Regular Non-Minimal Files</i>	291
2.6.2	<i>Irregular Files</i>	303
2.7	Conclusions: Assessment of Allocation Methodology Presented	306
3	CONCLUSIONS TO CHAPTER IV	308

Chapter V

ALGORITHM DEVELOPMENT 309

1	INTRODUCTION	309
2	GENERAL-PURPOSE PARALLEL ALGORITHMS	311
2.1	General-Purpose Program Mix	311
2.2	Parallel Construct Fork-Join	312

x Contents

2.2.1	<i>Definition of Fork-Join Construct</i>	314
2.2.2	<i>Execution of the Fork-Join Construct</i>	315
2.2.3	<i>Match Between Program Resource Requirements and System Reconfiguration</i>	315
2.2.4	<i>Mismatch Between Program Resource Requirements and System Reconfiguration</i>	317
2.2.5	<i>Fork-Join Requirements for the Mixed Mismatch</i>	317
2.2.6	<i>Execution of the Mixed Mismatch Fork-Join by the System with Dynamic Architecture</i>	318
2.2.7	<i>Execution of the Mixed Mismatch Fork-Join by the Conventional System</i>	326
3	PRODUCER-CONSUMER ALGORITHMS	327
3.1	<i>General Bus Organization</i>	328
3.1.1	<i>Data Exchanges Between Dynamic Computers</i>	329
3.1.2	<i>Distributed Operating System</i>	336
3.2	<i>Data Exchange Instructions</i>	339
3.3	<i>Organization of Programming Construct Fetch-Store</i>	340
3.3.1	<i>Four-Step Computation of FS</i>	341
3.3.2	<i>Performance Evaluation</i>	342
4	ARRAY COMPUTATIONS	344
4.1	<i>Dynamic Array Architecture</i>	344
4.2	<i>Selected Array Algorithms</i>	347
4.2.1	<i>Relaxation Equations</i>	347
4.2.2	<i>Pulse Deinterleaving</i>	357
5	DATA BASE MANAGEMENT IN TREE DATA BASES	367
6	REAL-TIME SORTING	368
6.1	<i>Motivation</i>	368
6.2	<i>Computation Requirements</i>	369
6.3	<i>Most Useful Configurations of a Multicomputer Network</i>	369
7	DIVIDE-AND-CONQUER OR TREE STRUCTURED ALGORITHMS	371
	CONCLUSIONS TO THE BOOK	371