
1993 International Workshop On VLSI Process And Device Modeling



1993 International Workshop on VLSI Process and Device Modeling (1993 VPAD)

May 14 (Fri.) - May 15 (Sat.), 1993 Nara Ken - New Public Hall, Nara, Japan



Sponsored by:

The Japan Society of Applied Physics

IEEE Electron Devices Society

In cooperation with: IEEE Asian Steering Committee for Trans. on CAD/ICAS

Institute of Electronics, Information and

Communication Engineers

Publication Office

Business Center for Academic Societies Japan 5-16-9 Honkomaogme, Bunkyo-ku, Tokyo 113, Japan

Copyright © 1993 by the Japan Society of Applied Physics.

All rights reserved.

IEEE Catalog Number.

93TH0556-1

JSAP Catalog Number.

AP931109

ISBN:

0-7803-1338-0

0-7803-1339-9

Softbound Edition Microfiche Edition

Library of Congress Number:

93-78289

Copies of this Digest can be purchased from:

Inside Japan

Business Center for Academic Societies Japan 5-16-9 Honkomagome, Bunkyo-ku, Tokyo 113, Japan

Outside Japan

IEEE Service Center Single Publication Sales Unit 445 Hoes Lane, Piscataway, NJ 08854, USA

1993 International Workshop on VLSI Process and Device Modeling (1993 VPAD)

May 14 (Fri.) - May 15 (Sat.), 1993 Nara Ken - New Public Hall , Nara , Japan

Sponsored by:

The Japan Society of Applied Physics IEEE Electron Devices Society

In cooperation with: IEEE Asian Steering Committee for Trans. on CAD/ICAS Institute of Electronics, Information and

Communication Engineers

COMMITTEE MEMBER

ORGANIZING COMMITTEE

Chairman: T. Sugano(Toyo Univ.)

Members:

S. Asai(Hitachi Ltd.) H. Ishikawa(Fujitsu Labs. Ltd.)

G. Baccarani(Univ.of Bologna)

R.W. Dutton(Stanford Univ.)

W. Engl(RWTH Aachen)

J. Frey(Univ.of Maryland)

Y. Okuto(NEC Corp.)

K. Taniguchi(Osaka Univ.)

H. Yamada(Toshiba Corp.)

A. Yoshii(NTT Corp.)

WORKSHOP COMMITTEE

Chairman: M. Fukuma(NEC Corp.)

Co-Chairman: N. Kotani(Mitsubishi Electric Corp.)

Treasurer:

Secretary:
Liaison: Japan

T. Toyabe(Hitachi Ltd.)

H. Matsumoto(NEC Corp.)

H. Iwai(Toshiba Corp.)

A. Yoshii(NTT Corp.)

USA R.W. Dutton(Stanford Univ.)

J. Frey(Univ.of Maryland)
Europe W. Engl(RWTH Aachen)

G. Baccarani(Univ. of Bologna)

Local Arrangement: S. Odanaka(Matsushita Electric Industrial Co., Ltd.)

TECHNICAL PROGRAM COMMITTEE

Chairman: K. Asada(Univ.of Tokyo)

Vice-Chairman: K. Nishi(Oki Electric Industry Co.,Ltd.)

Members:

G. Baccarani(Univ.of Bologna)

H. S. Bennett(Natl.Inst.of
Standards and Technol.)

N. Kotani(Mitsubishi Electric Corp.)

J.B. Kuo(Natl.Taiwan Univ.)

P. Lloyd(AT&T Bell Lab.)

D. Collard(ISEN)

H. Matsumoto(NEC Corp.)

R.W. Dutton(Stanford Univ.)

N. Nakayama(Fujitsu Labs.Ltd.)

R.W. Dutton(Stanford Univ.)

N. Nakayama(Fujitsu Labs.Ltd.)

W. Engl(RWTH Aachen)

S. Odanaka(Matsushita Electric Industria

W. Engl(RWTH Aachen)

S. Odanaka(Matsushita Electric Industrial Co,Ltd.)

J. Frey(Univ.of Maryland)

D. Scharfetter(Intel)

T. Hayafuji(Sony Corp.)

H. Jacobs(Siemens)

M. Tomizawa(NTT Corp.)

W.C. Kim(Seoul Natl. Univ.)

D.B.M. Klaassen(Philips)

T. Toyabe(Hitachi Ltd.)

T. Wada(Toshiba Corp.)

VPAD 93 Time Schedule

	VPAD 93 Tille	<u>Senedare</u>
	Room A (Noh Theatre)	Room B (Conference Room 1&2)
May 14(Fri) 9:30- 9:40	Opening Remarks: T.Sugano & M.Fukuma	
9:40-10:40	Session A1 (Chairs: K.Asada & R.W.Dutton)	
	9:40-10:20 (A1-1) W.Fichtner (Plenary) 10:20-10:40 (A1-2) C.Werner (Invited)	
10:40-10:50		
10:50-12:10	Session A2 (Chairs: W.Engl & K.Hane) Numerical Method and Parallel Computing 10:50-11:10 (A2-1) R.W.Dutton (Invited) 11:10-11:25 (A2-2) P.Conti 11:25-11:40 (A2-3) N.R.Aluru 11:40-11:55 (A2-4) A.Hiroki 11:55-12:10 (A2-5) E.Tomacruz	
12:10-13:40		
13:40-16:45	Device Simulation 13:40-14:00 (A3-1) M.R.Pinto (Invited) 14:00-14:15 (A3-2) A.Pierantoni 14:15-14:30 (A3-3) JG.Ahn 14:30-14:45 (A3-4) S.Ho 14:45-15:00 (A3-5) L.L.So 15:00-15:15 (A3-6) H.C.Read	Session B4 (Chairs:K.Taniguchi & R.W.Dutton) Process Simulation 13:40-14:00 (B4-1) S.T.Dunham (Invited) 14:00-14:15 (B4-2) N.E.B.Cowern 14:15-14:30 (B4-3) M.Hane 14:30-14:45 (B4-4) E.Strasser 14:45-15:00 (B4-5) E.W.Scheckler 15:00-15:15 (B4-6) F.A.Leon
	15:15-15:25 Break	15:15-15:25 Break
	15:25-15:45 (A3-7) U.Ravaioli (Invited) 15:45-16:00 (A3-8) T.Kunikiyo 16:00-16:15 (A3-9) CS. Yao 16:15-16:30 (A3-10) M.A. Stettler	15:25-15:45 (B4-7) H.Miura (Invited) 15:45-16:00 (B4-8) S.Matsuda 16:00-16:15 (B4-9) K.Kai 16:15-16:30 (B4-10) C.M.Li 16:30-16:45 (B4-11) TL.Tung
16:45-17:00	Break	
17:00-18:30	Session A5 Rump Session (Moderators: N.E.B.Cowern & K.Nishi)	
18:30-20:30	Reception (at Reception Hall)	
May 15(Sat) 9:15-10:15	Session A6 (Chairs: N.Kotani & A.Strojwas) Future Strategies 9:15- 9:35 (A6-1) J.K.White(Invited) 9:35- 9:55 (A6-2) K.Harafuji(Invited) 9:55-10:15 (A6-3) K.M.De Meyer(Invited)	
10:15-10:30	Break	
10:30-12:00	Session AP7(Chairs:N.Nakayama & H.S.Bennett) Poster Preview *	
12:00-13:30	Lunch	
13:30-15:30	Session A9 (Chairs: P.M.Lee & D.Scharfetter) Circuit Mocel and Characterization 13:30-13:45 (A9-1) T.Skotnicki 13:45-14:00 (A9-2) C.S.Rafferty 14:00-14:15 (A9-3) K.Suzuki 14:15-14:30 (A9-4) K.Tsuneno 14:30-14:45 (A9-5) P.M.Lee 14:45-15:00 (A9-6) L.Selmi 15:00-15:15 (A9-7) N.R.Desai 15:15-15:30 (A9-8) Zs.M.Kovács-V.	Session BP8 Poster Session (-15:00) *
15:30-15:45	Break	
15:45-17:50	Session A10 (Chairs: J.Frey & M.Tomizawa) Carrier Transport for Device Simulation 15:45-16:05 (A10-1) N.Sano (Invited) 16:05-16:20 (A10-2) GY.Jin 16:20-16:35 (A10-3) J.ZZ.Peng 16:35-16:50 (A10-4) M.Stecher 16:50-17:05 (A10-5) P.Scrobohaci 17:05-17:20 (A10-6) S.Ho 17:20-17:35 (A10-7) K.Nishinohara 17:35-17:50 (A10-8) M.Johnson	
17:50-18:00	Closing Remarks: A.Yoshii	
* Poster Preview (P-1) (P-2) (P-3) (P-4) (P-4)	w & Poster Session Lorenz (P-7) A.Schenk (P-13) GH.Lee H.Sato (P-8) Y.Tsuboi (P-14) M.Ershov T.Uchida (P-9) K.Horio (P-15) SW.Lee S.Kuroda (P-10) C.Fiegna (P-16) N.Shigyo	(P-19) D.Yang (P-25) J.H.Sim (P-20) H.Stippel (P-26) M.Miura-Mattausch (P-21) L.Colalongo (P-28) H.Aoki (P-22) A.Kato (P-29) JJ.Yang

* Poster Preview & Poster Se	ession			(P-25) J.H.Sim
(P-1) J.Lorenz (1	P-7) A.Schenk	(P-13) GH.Lee	(P-19) D. Yang	(P-26) M Miura-Mattausch
(P-2) H.Sato (1	P-8) Y.Tsuboi	(P-13) GH.Lee (P-14) M.Ershov	(P-20) H.Stippel	(P-27) W.T. Wongo
(P-1) J.Lorenz (1 (P-2) H.Sato (1 (P-3) T.Uchida (1 (P-4) S.Kuroda (1 (P-5) D.Collard (1	P-7) A.Schenk P-8) Y.Tsuboi P-9) K.Horio P-10) C.Fiegna P-11) J.B.Kuo P-12) T.Iizuka	(P-15) SW.Lee (P-16) N.Shigyo (P-17) H.Brand (P-18) K.Tanaka	(P-19) D. Yang (P-20) H. Stippel (P-21) L. Colalongo (P-22) A. Kato (P-23) S. Satoh (P-24) I. Kurachi	(P-25) M.Miura-Mattausch (P-27) W.T.Wongo (P-28) H.Aoki (P-29) JJ. Yang (P-30) R.Bauer (P-31) J.Poltz
(P-4) S.Kuroda (1	P-10) C.Fiegna	(P-16) N.Shigyo	(P-22) A.Kato (P-23) S.Satoh	(P-29) 1-1 Yang
(P-5) D.Collard (1	P-11) J.B.Kuo	(P-17) H.Brend	(P-23) S.Satoh	(P-30) R Raper
(P-6) R.H.Wang (1	P-12) T.Iizuka	D 10 V Topoleo	(P-24) I.Kurachi	D 21 I Date

PROGRAM AND CONTENTS

May 14, 1993

9:30- 9:40	Opening	Remarks:	T. Sugano, Toyo Univ. <room corp.<="" fukuma,="" m.="" nec="" th=""><th>A></th><th></th></room>	A>	
Session A1:		Chairpersons:	K. Asada, Univ. of Tokyo R.W. Dutton, Stanford Univ.	A>	
9:40-10:20	(A1-1)	-	to Circuit:Multi-Dimensional Process and Device Current Status and Open Problems Inst. of Tech.		2
10:20-10:40	(A1-2)	Equipment Simul (Invited) C. Werner Siemens AG	ation -State of the Art and Future Challenges		6
10:40-10:50	Break				
Session A2:	Numei	Chairpersons:	Parallel Computing W. Engl, RWTH Aachen K. Hane, Sony	A >	
10:50-11:10	(A2-1)	Algorithms and T (Invited) R.W. Dutton Stanford Univ.	TCAD Software Using Parallel Computation		10
11:10-11:25	(A2-2)	A System for 3D Devices	Simulations of Complex Si and Heterostructure omizawa and A. Yoshii		
11:25-11:40	(A2-3)	Space-Time Galer the Hydrodynamic	kin/Least-Squares Finite Element Formulation for C Device Equations H. Law, P.M. Pinsky, A. Raefsky, R.J.G. Goossens and		14
11:40-11:55	(A2-4)	A. Hiroki, S. C	Computation for Monte Carlo Device Simulation Device Simulation Device Simulation Device Simulation Device Simulation		
11:55-12:10	(A2-5)	Algorithms for Di Parallel Processor	rift-Diffusion Device Simulation Using Massively		18
12,10 12,40 1	Lunah	Univ. of Californ			20

Session A3:	Device Simulation Chairpersons	s: G. Baccarani, Univ. of Bologna T. Toyabe, Hitachi Ltd.	<room a=""></room>
13:40-14:00 (A		ULSI Silicon MOSFETs (Invited) J. Bude and C.S. Rafferty	22
14:00-14:15 (2	A3-2) A Unified Moo A. Pieranton	del for the Simulation of Small-Geometry Devices ni, P. Ciampolini*, A. Liuzzo and G. Baccarani	22
14:15-14:30 (A	A3-3) A New Hydrod	ologna, *Univ. of Perugia dynamic Model for High Energy Tail Electrons YJ. Park and HS. Min	26
14:30-14:45 (4	Frequency Dep S. Ho, M. C K. Yamaguc	lation of Multiple Trapping Processes and Anoma pendence in GaAs MESFETs Dohira, O. Kagaya, A. Moriyoshi, H. Mizuta and	28 slous
14:45-15:00 (A		tion of GaAs Devices Using Energy Transport Mo Chen, Z. Yu and R.W. Dutton	30 odel 32
15:00-15:15 (A	A3-6) Efficient Trans Domain Decom H.C. Read, S	ient Device Simulation with AWE Macromodels a	
15:15-15:25 Bi	reak		
15:25-15:45 (A	C.H. Lee and	imulation of Silicon Devices (Invited) d U. Ravaioli nois at Urbana Champaign	26
15:45-16:00 (A	A3-8) Adjustable Para Transport in Si T. Kunikiyo, K. Taniguchi	ameter Free Monte Carlo Simulation for Electron ilicon Including Full Band Structure Y. Kamakura*, M. Yamaji*, H. Mizuno*, M. Takei * and C. Hamaguchi* lectric Corp., *Osaka Univ., **Sharp Corp.	
16:00-16:15 (A	3-9) An Efficient Im CS. Yao, D and A. Abrar	npact Ionization Model for Silicon Monte Carlo Si D. Chen, R.W. Dutton, F. Venturi*, E. Sangiorgi**	imulation
16:15-16:30 (A.	3-10) Memory Efficient Decomposing the	nt Scattering Matrix Device Simulation by the Effect of Carrier Scattering and Field Accelerate, M.A. Alam and M.S. Lundstrom	42 tion
	Purdue Univ.		44

Session B4:	Process	Simulation	<room b=""></room>
		Chairpersons: K. Taniguchi, Osaka Univ.	
		R.W. Dutton, Stanford Univ.	
13:40-14:00	(B4-1)	Consistent Quantitative Models for the Coupled Diffusion of Dopants and Point Defects in Silicon (Invited) S.T. Dunham	
14:00-14:15	(B4-2)	Boston Univ. A Physics-Based Model for Transient Diffusion of Dopants in Si N.E.B. Cowern	46
14:15-14:30	(B4-3)	Philips Res. Labs. Dynamic-Clustering and Grain-Growth Kinetics Effects on Dopar Diffusion in Polysilicon	50 nt
1.00.1.1	(7.4.4)	M. Hane and S. Hasegawa NEC Corp.	52
14:30-14:45	(B4-4)	A New Method for Simulation of Etching and Deposition Proces E. Strasser, K. Wimmer and S. Selberherr Tech. Univ. of Vienna	ses 54
14:45-15:00	(B4-5)	Material Representations and Algorithms for Nanometer-Scale Lithography Simulation E.W. Scheckler, T. Ogawa, S. Shukuri and E. Takeda Hitachi Ltd.	56
15:00-15:15	(B4-6)	Numerical Algorithms for Precise Calculation of Surface Movement in 3-D Topography Simulation F.A. Leon, S. Tazawa*, K. Saito*, A. Yoshii* and D.L. Scharfet Intel Corp., *NTT LSI Labs.	ent
15:15-15:25	Break		
15:25-15:45	(B4-7)	Mechanical Stress Design System for Semiconductor Devices (Invited) H. Miura, N. Saito, H. Ohta, N. Okamoto and H. Masuda Hitachi Ltd.	60
15:45-16:00	(B4-8)	Analysis of Mechanical Stress Associated with Trench Isolation Using a Two-Dimensional Simulation S. Matsuda, N. Itoh, C. Yoshino, Y. Tsuboi, Y. Katsumata and F. Toshiba Corp.	-
16:00-16:15	(B4-9)	Two-Dimensional Modeling of Self-Aligned Silicide Process with a General-Purpose Process Simulator OPUS K. Kai, S. Kuroda and K. Nishi Oki Electric Ind. Co., Ltd.	
16:15-16:30	(B4-10)	A Two-Dimensional Process Model for Silicide Growth C.M. Li, T. Crandle, M. Temkin and P. Hopper SILVACO International	68
16:30-16:45	(B4-11)	Feature-Scale Modeling and Characterization of Oxide APCVD TL. Tung Intel Corp.	
16:45-17:00	Break	moi Corp.	70

Session A5: Rump Session(17:00-18:30	Session	A5:	Rump	Session	(17:00-18:	30
--------------------------------------	---------	-----	------	---------	------------	----

<Room A>

Diffusion	Model s	and I	Measurement	for	Scaled	Devices

Moderators:

N.E.B. Cowern(Philips Res. Labs.)
K. Nishi(Oki Electric Ind. Co., Ltd.)

Reception(18:30-20:30)

<Reception Hall>

May 15, 1992

Session	A6: Future Strategies Chairpersons: N. Kotani(Mitsubishi Electric Corp.) A. Strojwas(Carnegie Melon Univ.)	<room a=""></room>	
9:15-	9:35 (A6-1) Multipole Accelerated 3-D Interconnect Analysis (Invited)		
	K. Nabors, M. Kamon and J. White	,	72
0.25	Massachusetts Inst. of Technology		72
9:35-	9:55 (A6-2) Modelling of Surface Reactions for Predicting Dry-Etched Profiles (Invited)		
	K. Harafuji, A. Misaka, M. Kubota and N. Nomura	•	
	Matsushita Elec. Ind. Co.,Ltd.		76
9:55-1	0:15 (A6-3) A Simulation Strategy for Process Optimization (Invited)		, 0
,,,,,	K.M. De Meyer, R. Cartuyvels, L. Dupas		
	IMEC	!	80
		•	
10:15-1	0:30 Break		
Session	AP7: Poster Preview(10:30-12:00)	<room a=""></room>	
	Chairpersons: N. Nakayama(Fujitsu Labs. Ltd.) H.S. Bennett(NIST)		
(D. 1)	TOOL 1 AND LETT 1 A COLUMN COL		
(P-1)	Efficient Multidimensional Simulation of Ion Implantation into Multilayer Structu	ıres	
	J. Lorenz and R.J. Wierzbicki FhGAIS		84
(P-2)	Evaluation of Two-Dimensional Transient Enhanced Diffusion of Phosphorus	(94
(1 -2)	during Shallow Junction Formation		
	H. Sato, K. Tsuneno and H. Masuda		
	Hitachi Ltd.	8	36
(P-3)	Verification of the Viscoelastic Oxidation Model Using Simple Test Structures		
	T. Uchida, N. Kotani and N. Tsubouchi		
	Mitsubishi Electric Corp.	8	38
(P-4)	Effects of Nitride Viscosity on the Stress Distribution in LOCOS Structure		
	S. Kuroda, M. Okihara, N. Hirashita and K. Nishi		
	Oki Electric Ind. Co., Ltd.	ç	90
(P-5)	2D Process Simulation with Accurate Dopant and Stress Profiles Calculations		
	D. Collard, V. Senez and B. Baccus		
(D 4)	IEMN Computational Evaluation of Three Dimensional Tanagraphy Process Simulation	9	92
(P-6)	Computational Evaluation of Three-Dimensional Topography Process Simulation Components		
	R.H. Wang, M.S. Karasick* and A.R. Neureuther		
	Univ. of California, Berkeley, *IBM Corp.	ç)4

(P-7)	On the Origin of Tunneling Currents in Scaled Silicon Devices	
(- /)	A. Schenk, U. Krumbein, S. Müller, H. Dettmer and W. Fichtner	
	Swiss Federal Inst. of Tech.	96
(P-8)	Analysis of Collector Signal Delay in Bipolar Devices Using a Monte Carlo	
	Method	
	Y. Tsuboi, C. Fiegna*, E. Sangiorgi*, B. Riccò*, T. Wada, Y. Katsumata and H. Iwai	
	Toshiba Corp., *Univ. of Bologna	. 98
(P-9)	Two-Dimensional Simulation of GaAs MESFETs Including Impact Ionization of	
	Carriers and Carrier Trapping in the Semi-Insulating Substrate	
	K. Horio, K. Satoh and H. Kusuki	
	Shibaura Inst. of Tech.	100
(P-10)	Monte Carlo Analysis of Hot Carrier Effects in Ultra Small Geometry MOSFETs	
	C. Fiegna, H. Iwai, T. Kimura, S. Nakamura, E. Sangiorgi* and B. Ricco*	
	Toshiba Corp., *Univ. of Bologna	102
(P-11)	A Numerical Simulation Study of SiGe/Si-Heterostructured PMOS and Bipolar	
	Devices	
	J.B. Kuo, B.Y. Chen, H.P. Chen, T.C. Lu and J.H. Sim	
	Natl. Taiwan Univ.	104
(P-12)	An Influence of Electron-Electron Scatterings to Distribution Functions	
	T. Iizuka, H. Kato and M. Fukuma	
	NEC Corp.	106
(P-13)	Hydrodynamic Modeling of the Hot Electron Effect in Submicron MOSFET's	
	Using a Simplified Energy Balance Equation	
	GH. Lee and S.S. Chung	
	Natl. Chiao Tung Univ.	108
(P-14)	Electron Transport Models for Unstrained and Strained Si and SiGe	
	M. Ershov and V. Ryzhii	
	Russian Academy of Sci.	110
(P-15)	Characterization of Metallurgical Channel Length and Gate Electrode's Physical	
	Dimension for Device Analysis and Calibration of Numerical Process and Device	
	Simulators	
	SW. Lee	
(T. 40)	Intel Corp.	112
(P-16)	Effects of Physical Models on Bipolar AC Characteristics	
	N. Shigyo and Y. Niitsu	
(D 15)	Toshiba Corp.	114
(P-17)	Electrothermal Analysis of Latch-Up in an IGT	
	H. Brand and S. Selberherr	
(D 10)	Tech. Univ. of Vienna	116
(P-18)	Comparison between a Posteriori Error Indicators for Adaptive Mesh Generation	
	in Semiconductor Device Simulation	
	K. Tanaka, P. Ciampolini*, A. Pierantoni* and G. Baccarani*	
(D 10)	NEC Corp., *Univ. of Bologna	118
(P-19)	δ-Zone Triangulation: A Boundary Refinement Scheme for Quadtree Based Mesh	
	D. Yang, R.W. Dutton and K.H. Law Stanford Univ.	100
(P-20)	Three Dimensional Monte Carlo Simulation of Ion Implantation with Octree Based	120
(* - 2 0)	Point Location	
	H. Stippel and S. Selberherr	
	Tech. Univ. of Vienna	100
	TOTAL CALL OF TAXABLE	122

(P-21)	ROW-Type Methods Applied to the Time Discretization of Device Equations	
	L. Colalongo and M. Rudan	
(D 22)	Univ. of Bologna	124
(P-22)	An Efficient Decoupled Algorithm for Solving Energy Transport Equations A. Kato, M. Katada and T. Hattori	
	Nippondenso Co., Ltd.	126
(P-23)	Parallel Computing Using a Mixed-Level Device-Circuit Simulator	
	S. Satoh and N. Nakayama	
	Fujitsu Labs. Ltd.	128
(P-24)	Lifetime Prediction Model for Analog Devices Based on Drain Conductance	
	Degradation Due to Hot Carrier Injection	
	I. Kurachi, N. Hwang and L. Forbes	
(D. 25)	Oregon State Univ.	130
(P-25)	An Analytical Delayed-Turn-on Model for Accumulation-Type Ultra-Thin SOI PMOS Devices Operating at 77K	
	J.H. Sim and J.B. Kuo	
	Natl. Taiwan Univ.	132
(P-26)	A New Consistent Description of MOSFET Performance for Circuit Simulation	152
	M. Miura-Mattausch, W. Bergner and D. Scharfetter*	
	Siemens AG, *Intel Corp.	134
(P-27)	Solid Modeling-Based Parametric Operations for Device Design	
	W.T. Wong, D.X. Yang, R.W. Dutton and J.D. Plummer	
(D. 40)	Stanford Univ.	136
(P-28)	A New Semi-Empirical Model for Amorphous Silicon Thin-Film-Transistors	
	H. Aoki and E. Khalily Hewlett Packard Co.	120
(P-29)	A Consistent Drain and Substrate Current Model of LDD MOS Devices for Circuit	138
(1-2)	Simulation	
	JJ. Yang, S.S. Chung, PC. Chou, CS. Chen* And MS. Lin*	
	Natl. Chiao Tung Univ., *Taiwan Semicon. Manuf. Co.	140
(P-30)	Capacitance Calculation of VLSI Multilevel Wiring Structures	
	R. Bauer, M. Stiftinger and S. Selberherr	
	Tech. Univ. of Vienna	142
(P-31)	Modeling VLSI Interconnections for Cross-Talk Simulation	
	J. Poltz	
	OptEM Eng. Inc.	144
12:00-13	:30 Lunch	•

Session BP8: Poster Session(13:30-15:00)

<Room B>

Session A9:	Circuit	Model and Characterization Chairpersons: P.M. Lee, Hitachi Ltd. D. Scharfetter, Intel Corp.	<room a=""></room>
13:30-13:45	(A9-1)	MASTAR - A Model for Analog Simulation of subThreshold, Saturation and Weak Avalanche Regions in MOSFETs T. Skotnicki, G. Merckel and C. Denat CNET-CNS	146
13:45-14:00	(A9-2)	Anomalous Short-Channel Body Coefficients Due to Transient Enhanced Diffusion C.S. Rafferty, M.D. Giles, HH. Vuong, S.A. Eshraghi, M.R. Pi and S.J. Hillenius	146
14:00-14:15	(A9-3)	AT&T Bell Labs. Analytical Surface Potential Expression for Double-Gate SOI MOSFETs	148
14:15-14:30	(A9-4)	 K. Suzuki, T. Tanaka, H. Horie, Y. Arimoto and T. Itoh Fujitsu Labs. Ltd. Modeling and Simulation of Anomalous Degradation of Sub-um NMOS's Current-Driving Due to Velocity-Saturation Effect 	150
14:30-14:45	· (A9-5)	K. Tsuneno, H. Sato and H. Masuda Hitachi Ltd. New Insights in Optimizing CMOS Inverter Circuits with Respe	152 ct to
14:45-15:00	(A9-6)	Hot-Carrier Degradation P.M. Lee Hitachi Ltd. A Study of Injection Conditions in the Substrate Hot Electron	154
15:00-15:15	(A9-7)	Induced Degradation of n-MOSFETs L. Selmi, C. Fiegna, E. Sangiorgi, R. Bez* and B. Riccò Univ. of Bologna, *SGS-Thomson Microelectronics Integrated Modeling of the AlGaAs/GaAs Heterojunction Bipolar	156
4-4-4	/	Transistor N.R. Desai and K.V. Hoang* Univ. of California at Los Angeles, *Univ. of California at Irvin	
15:15-15:30	(A9-8)	A New Multilevel Simulator for MOS Integrated Circuits Zs.M. Kovács-V., A. Benedetti, S. Graffi and G. Masetti Univ. of Bologna	160
15:30-15:45	Break		

Session A10: Car	rier Transport for Device Simulation <room chairpersons:="" corp.<="" frey,="" j.="" m.="" maryland="" ntt="" of="" th="" tomizawa,="" univ.=""><th>m A></th></room>	m A>
15:45-16:05 (A10-1)	Energy Broadening Associated with Finite Collision Duration in Hot Carrier Transport in Semiconductors (Invited) N. Sano	
	NTT LSI Labs.	162
16:05-16:20 (A10-2)	A Simple Hot Electron Transport Model and its Prediction of	
	Si-SiO ₂ Injection Probability	
	GY. Jin, YJ. Park and HS. Min	
	Seoul Natl. Univ.	166
16:20-16:35 (A10-3)	Efficient Deep-Submicron Flash-EPROM Device Simulation Using	
	Energy Transport Model	
	J.ZZ. Peng, S. Longcor and J. Frey*	
	Advanced Micro Devices, *Univ. of Maryland	168
16:35-16:50 (A10-4)	Influence of Energy Transport Related Effects on NPN BJT Device	
	Performance and ECL Gate Delay Analyzed by 2D Parallel Mixed	
	Level Device/Circuit Simulation	
	M. Stecher, B. Meinerzhagen, I. Bork, J.M.J. Krücken*, P. Maas and W.L. Engl	
	Univ. of Aachen, *Motorola GmbH	170
16:50-17:05 (A10-5)	A Non-Local Formulation of Impact Ionization for Silicon	•
, ,	P. Scrobohaci and TW. Tang	
	Univ. of Massachusetts	172
17:05-17:20 (A10-6)	Theoretical Analysis of Transconductance Enhancement Due to	
	Electron Concentration Dependent Screening in Heavily Doped	
	Systems	
	S. Ho, A. Moriyoshi, I. Ohubu, O. Kagaya, H. Mizuta and K. Yama guchi	
	Hitachi Ltd.	174
17:20-17:35 (A10-7)	Non-Universal Roll-off of MOSFET Mobility and V _{ps} Effect in	
	Mobility Measurement	
	K. Nishinohara, H. Tanimoto, N. Konishi, S. Takagi and N. Shigyo	157
17:35-17:50 (A10-8)	Toshiba Corp. Unified Set of Models for Minority Carrier Transport Parameters in	176
11.55-11.50 (M10-0)	Heavily Doped Monosilicon and Polysilicon	
	M. Johnson, A.J. Strojwas and D.W. Greve	
	Camegie Mellon Univ.	178
	Curregio Monon Oniv.	1/8

17:50-18:00 Closing Remarks: A. Yoshii, NTT < Room A>

FOREWORD

The Conference Committee and I welcome you to the 1993 International Workshop on VLSI Process and Device Modeling(VPAD'93). This year the Workshop is held in Nara, an ancient capital and historic city of Japan.

The technical program of VPAD'93 attests to the fact that this Workshop is a leading forum for the presentation of the latest research and development in VLSI process and device modeling. The strong international nature of VPAD'93 is reflected in this year's exciting program which contains 78 technical papers, including 11 invited papers, and 67 papers selected from 100 submitted abstracts from 13 countries. They report on advances and achievements in Numerical Method and Parallel Computing, Device and Process Simulation, Carrier Transport for Device Simulation, and Circuit Model and Characterization. 27 and 25 papers to be presented originate from Japan and U.S.A., respectively and the remainder from Austria, Belgium, Canada, China, France, Germany, Italy, Korea, Netherlands, Russia, and Switzerland. The first technical session will feature *Professor W. Fichtner, Swiss Federal Institute of Technology*, who will deliver the keynote speech, and *Dr. C. Werner, Siemens AG*, who will discuss the state of the art and future challenges of equipment simulation.

The excellent program owes much to the dedicated efforts of the Technical Program Committee under the able leadership of the Program Chairman, *Professor Kunihiro Asada*, and the Program Cochairman, *Dr. K. Nishi*. I would very much like to appreciate all the members of the Conference Committee for various tasks to realize this Workshop, in particular, Workshop Committee Chairman, *Dr. M. Fukuma*, Cochairman, *Dr. N. Kotani*, Treasurer, *Dr. T. Toyabe*, Secretary, *Dr. H. Matsumoto*, Local Arrangement, *Dr. S. Odanaka*, and the Liaison Officers.

It is with great pleasure that I extend a hearty welcome to all of the speakers and the attendants of VPAD'93.

Taku Sugano

Organizing Committee Chairman

1993 VLSI Process and

Device Modeling Workshop

From Layout to Circuit: Multi-Dimensional Process and Device Simulation – Current Status and Open Problems

W Fichtner

Integrated Systems Laboratory, Swiss Federal Institute of Technology, Gloriastrasse 35. CH-8092 Zürich. Switzerland

Physical simulation of semiconductor processes and devices has become a widely accepted procedure in the development of new technologies and circuits, allowing more accurate prototype designs and time-efficient optimization cycles. Apart from its impact on the microelectronics industry, however, it has also established itself as an important field for academic and industrial research.

Over the past decades, simulation has undergone important developments on several fronts. While one-dimensional (1D) calculations dominated the early efforts in the 1960s and 1970s, two-dimensional (2D) investigations have become standard in the last decade for process and device analysis. Today, the simulation community is increasingly confronted with requests to optimize more complex merged 2D or even 3D structures. This enormous increase in simulation capabilities can be attributed to several factors such new numerical algorithms, improved physical understanding and more powerful computing platforms.

Looking at the simulation environment with a more critical eye, however, the positive remarks made above must be somewhat dampened in the light of reality. This is especially true is one would compare physical simulation to the more mature field of microelectronics CAD (i.e. IC design, simulation and test). The following paragraphs might illustrate this criticism. (In the following, let us assume a silicon "environment". Remarks much more critical must be made for III-V materials and devices).

To my knowledge, no complete system exists today that *really* allows an educated user to start at the layout and process flow level, to work upwards through process and device simulation and to end at the circuit level with a set of extracted parameters for CAD Models. Obviously, our dream system should be capable to handle more or less arbitrarily shaped devices of different dimensionality, it should contain all relevant physical models for process and device behavior, etc.

Looking in more detail, some answers can be given to explain this unsatisfactory state. While comprehensive 1D and 2D process simulators are available, these are essentially stand-alone tools requiring textual input. Apart from a few exceptions, transparent coupling to layout tools and process databases does not exist. 3D process simulators are only available for certain process steps. Interfacing process simulation results to device analysis has been solved only in one dimension. For complex 2D structures, major bottlenecks exist due to difficulties in structure recognition, mesh generation, and interpolation strategies.

On the device side, the situation is somewhat better, especially in 1D and 2D. The spectrum of available software ranges from simple drift-diffusion simulators to highly advanced software environments containing lattice and carrier heating or even Monte Carlo models. Even if the bottleneck of 3D structure generation and process simulation can be overcome, 3D device simulation restricts itself mainly to steady-state analysis due to the enormous CPU expenses involved. Nevertheless, the situation is not completely satisfactory. Most available software tools are restricted to only one level of dimensionality and cannot be embedded in a circuit environment.

Obviously, the shortcomings mentioned have been recognized for some time. Remedies are being studied and implemented in a variety a programs such as the US TCAD initiative and the European ESPRIT and JESSI projects. In the following, I would like to outline one possible attempt to attack several of the serious problems mentioned above. Over the past three years, we have been working on a "dream system" called *Ligament* jointly with several other groups. Figure 1 shows a flowchart of this system which today is fully operational in two dimensions. For complex 3D with nontrivial surface features (e.g. nonplanarities), crashes still occur on a regular basis due to structure generation problems (see below). Through the rest of this paper, examples from a

VLSI BiCMOS technology (18 masks) developed jointly by us and a major Swiss watch company will be used to illustrate salient points.

LIGAMENT combines the design representation of a technology (using design layout information) with a process representation to automatically generate 1D, 2D, and 3D structures to be transparently used in device simulation.

The three major inputs to the system are layout information (CIF files), a description of the process flow, and the electrical conditions for the device. The process flow is contained in a semiconductor process representation (SPR) which allows a detailed description of a complete fabrication sequence. Details can be found in [1].

DIOS process simulation [2] is performed automatically using simulation input generated from the supplied SPR and CIF descriptions of the device, employing sohisticated mesh adaption. For 2-D simulations, process simulation results can be directly used to generate a device grid [3]. As one representative example, Fig. 2 shows the doping profile for a vertically isolated BiCMOS pnp transistor. This structure was generated automatically from the layout and SPR information of the process (in nearly a CPU day on a Sparc 10). The final grid contains more than 100K triangles.

Looking at 3D structures, the nonavailability of 3D process simulation and the expense of obtaining multiple 2D cuts asks for a time efficient and pragmatic solution. For each unique combination of masks present on the layout, LIGAMENT performs a 1D simulation. The merged MOS-bipolar structure shown below required a total of 35 1D runs. When edge information is detected, 2D simulation is carried out (in this case a total of 11 2D simulations). These 2D simulations are restricted to small regions and CPU requirements are small. LIGAMENT splits simulation input decks with common initial stages into a tree to avaiod repetitive runs. The UNIX¹ programming facility make is used to ensure that simulation branches are executed correctly. Process simulation results are merged to form a 3D solid model using the ECHIDNA system[4]. Figure 3 shows the assembled "final" BiCMOS structure, that can be passed to the 3D grid generator OMEGA[5].

While a result like this is definitely encouraging, it was not obtained as elegantly as we are used to in 1D and 2D. Considerable difficulties remain to be solved, especially stability problems in underlying computational geometry algorithms.

Once grid and doping information is available, device simulation can be performed. We have developed a mixed-mode device and circuit simulator called SIMUL that allows to mix 1D, 2D and 3D devices [6]. By extending SIMUL to simulate more than one device as well as giving it access to the circuit simulator's functionalities it has been possible to combine both simulators' features into a single program (1D, 2D, 3D devices, extensive physical models for power devices, thermal-electric effects and all basic SPICE models). While other mixed-device and circuit simulators such as MEDUSA and CODECS have been presented, the originality of this work lies specifically in the possibility of a single code to simulate many devices of different dimensions together with the support of a full circuit simulator.

SIMUL was coded in the object-oriented language C++ allowing both fast prototyping and efficient execution. Our eperience with using a modern programming language has been extremely positive for many UNIX platforms ranging from Cray and NEC supercomputer to workstations.

The work reported here has been obtained through a joint effort by several people in the Integrated Systems Laboratory at ETHZ. Among others, I would like to mention K. Kells, J. Litsios and S. Müller (MESHBUILD and SIMUL), Nancy Hitschfeld (OMEGA), T. Feudel and N. Strecker (DIOS), A. Liegmann and C. Pommerell (linear solvers), C. Hegarty and P. Lamb LIGAMENT, and M. Westermann (PICASSO graphics system). Input (and criticism) is greatfully acknowledged from C. Lombardi (ST), G. Baccarani (Bologna), and P. von Staa (Bosch). This work was supported by the Swiss Lesit program, the Swiss National Science Foundation, and ESPRIT.

References

- [1] C. Hegarty and W. Fichtner, "Semiconductor process representation," *IEEE Transactions on CAD*, vol. submitted, 1992.
- [2] N. Strecker, "DIOS 3.0 user's guide," tech. rep., ETH Integrated Systems Laboratory, 1992.

¹Unix is a trademark of AT&T Bell Laboratories