Robert J. Feugate, Jr.

Steven M. McIntyre

INTRODUCTION TO VLSI TESTING

Robert J. Feugate, Jr. Northern Arizona University

Steven M. McIntyre

INTRODUCTION TO VLSI TESTING



Library of Congress Cataloging-in-Publication Data

FEUGATE, ROBERT J. (date)

Introduction to VLSI testing.

Includes bibliographies and index.

1. Integrated circuits—Very large scale integration—

Testing. I. McIntyre, Steven M. (date)

II. Title.

TK7874.F48 1988

621.395

87-3501

ISBN 0-13-498866-3

Editorial/production supervision and interior design: Barbara Marttine Cover design: Photo Plus Art Cover photo: Courtesy of Electroglas Manufacturing buyer: Paula Benevento



© 1988 by Prentice Hall A Division of Simon & Schuster Englewood Cliffs, New Jersey 07632

All rights reserved. No part of this book may be reproduced, in any form or by any means, without permission in writing from the publisher.

Printed in the United States of America

10 9 8 7 6 5 4 3 2 1

ISBN 0-13-498866-3 025

PRENTICE-HALL INTERNATIONAL (UK) LIMITED, London

PRENTICE-HALL OF AUSTRALIA PTY. LIMITED, Sydney

PRENTICE-HALL CANADA INC., Toronto


PRENTICE-HALL HISPANOAMERICANA, S.A., Mexico .

PRENTICE-HALL OF INDIA PRIVATE LIMITED, New Delhi

PRENTICE-HALL OF JAPAN, INC., Tokyo

SIMON & SCHUSTER ASIA PTE. LTD., Singapore

EDITORA PRENTICE-HALL DO BRASIL, LTDA., Rio de Janeiro



Test engineering has long been a vital, recognized specialty within the broad field of electrical and computer engineering. In recent years, advances in design have been outdistancing advances in testing. New circuits can now be designed and placed into production faster than adequate automated test programs can be written for them. While some products are now being designed with built-in test features, and computer aids for test engineers are being improved, the rapid growth in application-specific integrated circuits is keeping the demand high for engineers with some background in testing. Not only do semiconductor manufacturers and high-volume users need test and product engineers who are directly concerned with automated testing, they also need designers who have an appreciation for test engineering and who can anticipate and design out test problems.

This text developed from handout notes prepared for our undergraduate classes in semiconductor device testing. Although we do not cover board-level testing, most of the concepts discussed apply directly to board testing. The book, when used in the classroom, is intended for junior or senior students in electrical and computer engineering. We have also taught the material, with considerable success, to hardware-oriented computer scientists and to electrical engineering technologists. As much as possible, we tried to make the text stand on its own, making it useful for the practicing engineer as well as the student. The only prerequisites are some

experience with a high-level computer language and an elementary understanding of digital logic and electric circuits. Knowledge of microprocessor fundamentals is helpful but not essential.

There are two important points regarding the book's focus: First, there is limited coverage of the mathematics of automated test pattern generation; second, there is detailed discussion of an example of an automated tester and its control language. We strongly feel that an extensive exploration of the mathematics of automated pattern generation techniques is out of place in an introductory text. Automated test generation has, as yet, limited application to very large scale circuits, due in part to the inherent inefficiencies of the algorithms used. In addition, the user of such tools does not need to be expert in the underlying algorithms, any more than a computer programmer needs to know compiler theory. However, we believe wholeheartedly in requiring students to learn something of the architecture of testers and of the details of their programming languages. Programming test equipment is not like programming ordinary computers; there is an interrelationship between the hardware and software far closer than anything students will have encountered previously. In teaching courses in test engineering, we have found repeatedly that students who seem to have overall concepts well in hand find it difficult to apply them in specific situations. So the essence of our approach is detailed application of general knowledge. We heartily endorse this approach, which we have used with great success.

In the past, when one used a specific, detailed tester language, the class either had ready access to actual automated testers and support software or conducted purely paper exercises. Since real testers are almost never available to universities, the first approach is effectively restricted to industrial classes taught by ATE makers or users. Academics have been limited to rather unsatisfactory imaginary practice. Fortunately, the situation has changed recently. Lorimac Softwares, of Tempe, Arizona markets a tester language compiler and a tester simulator that run on IBM PC compatible microcomputers. Their language, LSTL, is derived from and similar to actual tester languages. The language example used in this book closely resembles LSTL, differing mostly in the handling of program branching. The text's program and exercises are readily translated to the Lorimac structures.


A one-semester course should be adequate to cover the entire text. If additional outside material is introduced (for instance, to expand coverage of test pattern generation algorithms beyond that in appendix C), some of the material in chapter 5 may be deleted. We do not recommend deletion of the section on guardbands, because an introduction to guardbanding will expose the student to brand new ideas about tolerances and margins beyond tolerances. The first five chapters alone will provide enough material for a good short course in testing fundamentals, suitable for a two-year technology program or an in-house industrial course in test concepts.

As countless others have pointed out, producing a textbook involves assistance from a great many sources. The book certainly benefited from the valuable suggestions of many people. We would especially like to thank Jesse Wilkinson of

Preface xiii

Teradyne Corp., whose painstaking review and thoughtful comments were of great help; and our wives, Alisa and Lori, whose monumental patience, understanding, and encouragement were essential to the completion of this book.

BOB FEUGATE STEVE MCINTYRE



	PREFACE	χi
1	AUTOMATED TESTING OVERVIEW	1
	1.1 INTRODUCTION 1 1.2 THE IC MANUFACTURING SEQUENCE 3 1.3 AUTOMATED TEST EQUIPMENT 6 1.3a Comparison Testers, 6 1.3b Stored Pattern Testers, 8 1.4 ANCILLARY EQUIPMENT 10 1.5 SUMMARY 12 FOOTNOTES 12 PROBLEMS 13	
2	IC FABRICATION AND DEVICE SPECIFICATIONS	14
	2.1 CHAPTER OVERVIEW 14 2.2 MOS TRANSISTOR FUNDAMENTALS 15	

w	1

		2.2a Enhancement Mode Transistors, 15	
		2.2b Depletion Mode Transistors, 17	
		2.2c MOSFET Inverters, 17	
	2.3	INTEGRATED CIRCUIT FABRICATION 20	
		2.3a Photolithography, 20	
		2.3b The nMOS Fabrication Sequence, 20	
	2.4	STANDARD MOS IC CIRCUITS 23	
		2.4a MOS Input Circuits, 23	
		2.4b MOS Output Circuits, 25	
	2.5	INTEGRATED CIRCUIT SPECIFICATIONS 25	
		2.5a Translating Logic Levels to Voltage Levels, 27	
		2.5b Timing Performance, 28	
	2.6	SUMMARY 29	
	FOC	OTNOTES 29	
	PRO	OBLEMS 31	

		·	
3	TES	TING INTEGRATED CIRCUITS: PARAMETRIC TESTS	32
		•	
	3.1	CHAPTER OVERVIEW 32	•
	3.2	THE FUNDAMENTAL TESTS: OPENS 33	
	3.3	TESTER CAPABILITIES FOR OPENS TESTING 33	
	3.4	PROGRAM CONTROL OF TESTER HARDWARE 35	
		3.4a The Pinmap, 35	
		3.4b Power Supply Control, 36	
		3.4c PMU Control Statements, 37	
		3.4d Test Execution Control, 38	
		3.4e Kelvin Connections, 39	
		3.4f Failure Handling, 40	
		3.4g A Complete Opens Test Program, 43	
	3 .5	THE FUNDAMENTAL TESTS: SHORTS 43	
		3.5a Tester Capabilities for Shorts Testing, 44	
		3.5b Additional Program Control Statements, 45	
		3.5c The Shorts Subtest, 45	
	3.6	SUMMARY 46	
	PRC	BLEMS 48	
4	FUN	ICTIONAL TESTS	49
	4.1	CHAPTER OVERVIEW 49	
	4.2	OUTPUT PIN TESTING 49	
	4.3	OUTPUT SIGNAL COMPARISON 51	
	4.4	TIMING GENERATORS 52	

Contents

4.6 4.7 4.8 4.9 4.10 4.11 4.12 4.13 4.14	PROGRAM CONTROL OF TIMING GENERATORS 53 FORMAT SPECIFICATIONS 55 PROGRAM CONTROL OF FORMATS 57 THE PATTERN MEMORY 57 EXAMPLES OF PATTERN, FORMAT, AND TIMING RELATIONSHIPS 58 STARTING THE HIGH-SPEED TESTS 61 DYNAMIC LOADS 62 PROGRAM CONTROL OF OUTPUT LOADS 64 AN EXAMPLE OF A DYNAMIC TEST 65 SUMMARY 68 SLEMS 69	
EXA	MPLE OF A FUNCTIONAL TEST PROGRAM	71
5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.10 5.11 5.12 6.13	GUARDBANDING 80 OPENS AND SHORTS TESTING FOR THE 8243 81 FUNCTIONAL TESTING OF THE 8243 84 TIMING WAVEFORMS FOR THE 8243 88	
СНА	RACTERIZATION TESTING	99
6.2 (6.3 I	CHAPTER OVERVIEW 98 CHARACTERIZATION TESTS 99 PROGRAMMED CONTROL OF CHARACTERIZATION TESTS 102 6.3a An Example of a Characterization Test, 102 6.3b Timing Characterization, 103	
6.5	SHMOO PLOTS 106 SUMMARY 107 BLEMS 108	

6

DEVELOPING TEST PATTERNS	109
7.1 INTRODUCTION 109 7.2 THE FUNCTIONAL APPROACH 110 7.3 DEVICE SIMULATIONS 111 7.4 FAULT COVERAGE AND FAULT MODELS 113 7.5 PATH SENSITIZATION 114 7.6 SEQUENTIAL CIRCUITS 116 7.7 RANDOM TEST VECTORS 119 7.8 INTELLIGENT AUTOMATED TEST GENERATION 120 7.9 SUMMARY 123 FOOTNOTES 124 PROBLEMS 124	
SPECIAL TESTING PROBLEMS: MEMORIES	128
8.1 CHAPTER OVERVIEW 128 8.2 READ-ONLY MEMORIES 128 8.3 RANDOM ACCESS MEMORY 131 8.4 CLASSIC RAM TEST PATTERNS 137 8.4a Simple Patterns, 138 8.4b The Walking Patterns, 139 8.4c The Galloping Patterns, 140 8.4d Surround Disturb Patterns, 140 8.5 RAM CHARACTERIZATION 142 8.6 BUMP AND BOUNCE TESTING 143 8.7 POWER SUPPLY CURRENTS 144 8.8 SUMMARY 145 FOOTNOTES 145 PROBLEMS 145	
SPECIAL TESTING PROBLEMS: MICROCONTROLLERS 9.1 CHAPTER OVERVIEW 147 9.2 MICROCONTROLLER OVERVIEW 148 9.3 ROM TESTING 148 9.4 RAM TESTING 149 9.5 OPERATION CODE AND ADDRESS MODE TESTING 149 9.6 INTERRUPTS 153 9.7 EVENT COUNTERS AND TIMERS 154 9.8 INPUT/OUTPUT PORTS 155 9.9 INITIAL SYNCHRONIZATION 156	147
	7.1 INTRODUCTION 109 7.2 THE FUNCTIONAL APPROACH 110 7.3 DEVICE SIMULATIONS 111 7.4 FAULT COVERAGE AND FAULT MODELS 113 7.5 PATH SENSITIZATION 114 7.6 SEQUENTIAL CIRCUITS 118 7.7 RANDOM TEST VECTORS 119 7.8 INTELLIGENT AUTOMATED TEST GENERATION 120 7.9 SUMMARY 123 FOOTNOTES 124 PROBLEMS 124 SPECIAL TESTING PROBLEMS: MEMORIES 8.1 CHAPTER OVERVIEW 128 8.2 READ-ONLY MEMORIES 128 8.3 RANDOM ACCESS MEMORY 131 8.4 CLASSIC RAM TEST PATTERNS 137 8.4a Simple Patterns, 138 8.4b The Walking Patterns, 140 8.4d Surround Disturb Patterns, 140 8.4d Surround Disturb Patterns, 140 8.5 RAM CHARACTERIZATION 142 8.6 BUMP AND BOUNCE TESTING 143 8.7 POWER SUPPLY CURRENTS 144 8.8 SUMMARY 145 FOOTNOTES 145 SPECIAL TESTING PROBLEMS: MICROCONTROLLERS 9.1 CHAPTER OVERVIEW 147 9.2 MICROCONTROLLER OVERVIEW 148 9.3 ROM TESTING 148 9.4 RAM TESTING 149 9.5 OPERATION CODE AND ADDRESS MODE TESTING 149 9.6 INTERRUPTS 153 9.7 EVENT COUNTERS AND TIMERS 154 1NPUT/OUTPUT PORTS 155

9.10 CLOCK GENERATORS

9.11 TESTING ANALOG COMPONENTS

	9.12 SUMMARY 164 FOOTNOTES 165 PROBLEMS 165	•
10	DESIGN FOR TESTABILITY	167
	10.1 CHAPTER OVERVIEW 167 10.2 KEY TESTABILITY CONCEPTS 168 10.3 SCAN-IN SCAN-OUT DESIGN 169 10.4 SIGNATURE ANALYSIS 174 10.5 BUILT-IN LOGIC BLOCK OBSERVERS 176 10.6 A BIST EXAMPLE 178 10.7 TESTABILITY FEATURES FOR BOARD TEST 182 10.8 SUMMARY 183 FOOTNOTES 184 PROBLEMS 185	
A	LSTL LANGUAGE SUMMARY	186
В	EXAMPLE OF A PRODUCTION TEST PROGRAM	198
С	THE D-ALGORITHM	213
	C.1 INTRODUCTION 213 C.2 PRIMITIVE CUBES 215 C.3 FAILURE D CUBES 215 C.4 PROPAGATION D CUBES 216 C.5 INTERSECTION OF CUBES 217 C.6 AN EXAMPLE 218 FOOTNOTES 221	
	INDEX	223

157

1

AUTOMATED TESTING OVERVIEW

1.1 INTRODUCTION

During the 1970s and 1980s, integrated circuits (ICs) reached incredible levels of sophistication, with manufacturers fabricating circuits containing many tens of thousands of logic gates on a single chip. Figure 1.1 illustrates the remarkably rapid growth of circuit complexity during the last two decades. To design such complex circuits, an array of computer-aided design tools was developed. These tools dramatically reduced the time required to design new circuits, giving rise to a multitude of individual large-scale part types.

However, it is not sufficient just to design and manufacture integrated circuits; semiconductor manufacturers and users must also verify that the circuits work as intended. Semiconductor manufacturing processes are so complex that this verification cannot be done on a sampling basis; rather, each VLSI circuit must be individually tested. In the fast-paced production environment, the slow speed and high labor costs of manual testing dictate automated testing of ICs. A sizable industry specializing in automated test equipment and ancillary support equipment has emerged to serve the peeds of circuit manufacturers and users.

As the use of automated test equipment (ATE) has grown, so has the demand for engineers and programmers to develop the programs that control these testers. The problem of program development is aggravated not only by a shortage of test




Figure 1.1 Integrated Circuit Complexity versus Time.

engineers but also by the difficulty of developing the programs themselves. In many ways, testing a very large scale integrated circuit is more difficult than designing it. It is both possible and likely that a large integrated circuit will contain embedded elements that cannot be tested externally, even by forcing the circuit through every conceivable operating state. For complex circuits, such exhaustive testing becomes impossible. As an example, Feuer has shown that an exhaustive test of the 8080 microcomputer, only modestly complicated by today's standards, would take over 10^{20} years, at one million tests a second. Thus, the test engineer's task is to create adequate tests that run in limited time. (Incidentally, the definition of what constitutes an "adequate" test is not simple. We explore this point in some depth in chapter 7.) The test engineer's problem is complicated by having few computer aids that approach the usefulness of the designer's CAD systems.

The primary roadblocks in VLSI circuit development are test program development and verification, not design and fabrication. There are several approaches to integrated circuit design using computer-stored building blocks that make it possible to develop chips tailored to individual purposes. Depending on the situation, these building blocks may range from generalized logic gates (gate-arrays) to complex microcomputers. Regardless of the techniques used, the result is an application-specific integrated circuit (ASIC) that has functional characteristics different from

any other IC. The IEEE's Spectrum magazine has examined the possibility of creating a "one-month" VLSI circuit—an IC that could be brought from conception to production in 30 days using ASIC development tools. The experts surveyed for the magazine's articles concluded that, while the design and fabrication of the chip could be done in a month, "it is clear that, in the immediate future, VLSI chips will not be exhaustively tested, and certainly not in one month." Clearly, testing large and very large scale integrated circuits is of great importance to semiconductor users and manufacturers. Great emphasis continues to be placed on ways to improve test programmer productivity and to design ICs that are easier to test.

In this text, we explore test engineering in some depth to give readers an idea of the scope and complexity of test engineering. The first two chapters provide the background necessary to develop a concept of where testing fits into the overall semiconductor manufacturing sequence and to understand what circuit parameters are actually tested. In the four following chapters, we examine in great detail a hypothetical automated tester architecture and the associated test programming language. During this examination, we prepare an actual test program for a typical IC. After completing these chapters, readers should understand ATE programming basics and have a good concept of the challenges of test engineering.

After chapter six, the material is more general, as we present an overview of automated test programming aids and discussions of some of the solutions to classic VLSI testing situations, such as testing memories or microcomputers. We conclude by presenting some methods that designers can use to ease the test burden by including test capabilities in their original circuit designs.

1.2 THE IC MANUFACTURING SEQUENCE

Integrated circuits are tested at least twice during the manufacturing sequence: first before the wafer is separated into individual circuit dice and again after the dice have been packaged into completed circuits. In the next chapter, we present an overview of the processes by which the circuits are initially created on the wafer. Now we focus on the manufacturing steps that take place after wafer fabrication is complete. (Shown in figure 1.2.) First, completed wafers are subjected to a wafer sort test, during which faulty devices are identified and marked with dots of ink. The marked wafers are then separated into circuit dice by a scribe and break process. The circuits are scribed or partially sawn apart with a diamond saw or laser scriber, then subjected to pressure with a roller. The wafers break cleanly along the saw cuts, separating into the individual rectangular circuit dice. Ink-marked rejects are culled out and discarded.

Each good die is mounted on a supporting base with epoxy or a gold, silver, or copper eutectic solder paste. Next, fine gold wires are used to connect bonding pads on the die to lead pins that will be used for external circuit connections. When all bonding wires are attached, the rest of the circuit's external package is completed. The packaged but unmarked circuits then undergo final testing to find and remove

circuits that were damaged during assembly or that somehow slipped through the wafer sort test. In many cases, good parts are further separated into different performance categories, based on operating speed, temperature performance, and so on, during final testing. Circuits failing final test may be discarded immediately but are usually held for analysis to determine the causes of the failures.

After passing their electrical tests, circuits intended for high-reliability applications undergo still further tests, this time mechanical. They are immersed in heated baths of an inert chemical such as Freon to check that their packages are hermetically sealed. Air bubbles escape from faulty packages and are easily seen




Figure 1.2 Post-Fabrication Semiconductor Manufacturing Steps.

a. IC probing during wafer sort testing (courtesy of Electroglas).

b. Scribing wafers after testing (courtesy of Kulicke and Soffa Industries, Inc.; photo by the con Oboler). The strength of the design of the strength of the control of th

c. Bonding wires to connect package leads to chip (courtesy of Kulicke and Soffa Industries, Inc.; photo by Michael Denese).

Automated Testing Country

Chapts

that en

Limit the

hardware and software characteristics. In this book, we noticed disclines to some puter-controlled systems for testing (d) 2.1 srugit request All days many to the concepts we present also apply to board level the two half. The supply to board level detect and identity, after connections on distinct. Board-level testing attempts to detect and identity, after commencents on

te that the to the at this task becomes har measurements. Ad as many linker bleat pure see an ampley or this this a complete of their published formidable: A whether a circonnections of almost insurintermediate of

1.3a C

The signature of whome is known (or the circum und a sequence of the golden de Advance

output compa discuss data teprescutative compa

and inserted into the tester. Countries a coteix are relatively series, turb cap pie as a equipment, Because of their simplicity countries at the series of their simplicity of the series of their simplicity.

(c) 2.1 are relatively series.

in the Freon. The reason for such leak tests is that over long periods the moisture that enters through leaks causes corrosion at the interfaces between different metals used in the circuits and their packages, eventually causing device failure.

Having passed all their tests, good circuits are marked with their manufacturer's trademark, the part number, and a code identifying the time and place of manufacture. Once again the circuits are inspected for cosmetic defects such as smeared marks or bent or short package leads. Bent leads are straightened, smudged marks redone, and packages with nonstandard leads separated to be sold at cut rates. Finally, the circuits are packed in antistatic carrying tubes and shipped to customers.

1.3 AUTOMATED TEST EQUIPMENT

The general category of automated test equipment, or ATE, includes a wide range of computer-controlled systems for testing subsystems, modules, circuit boards, components, and semiconductor devices. Each class of equipment has its own hardware and software characteristics. In this book, we restrict ourselves to computer-controlled systems for testing integrated circuits. Although many of the concepts we present also apply to board-level testers, the two fields are really somewhat distinct. Board-level testing attempts to detect and identify failed components on a complete circuit board, while IC testing tries to identify circuits that fail to meet their published performance specifications. For complex ICs, this task becomes formidable. Attempting to deduce, purely on the basis of terminal measurements, whether a circuit composed of more than 100,000 transistors and as many interconnections works properly in all possible situations is, for practical purposes, an almost insurmountable task. Board-level testing is marginally simpler in that the intermediate circuits and interconnections are available to the tester.

1.3a Comparison Testers

The simplest form of integrated circuit tester is the *comparison* tester, by means of which the device being tested is compared to a "golden device" which is known (or at least assumed) to meet all specifications. As shown in figure 1.3a, the circuit under test and the "golden device" are simultaneously stimulated with a sequence of test patterns (also called test *vectors*). The resulting outputs are compared, and, as long as the output of the unit under test matches the output of the golden device, the test circuit is assumed to be good.

Advanced comparison testers include programmable input drive voltages and output comparison voltages, so that testing can be done at data sheet limits (we discuss data sheet specifications thoroughly in chapter 2). Figure 1.3b shows a representative comparison tester. The golden device is mounted on a circuit board and inserted into the tester. Comparison testers are relatively small, tabletop pieces of equipment. Because of their simplicity, comparison testers are relatively low in