
# 1998 SYMPOSIUM ON **VLSI CIRCUITS**

DIGEST OF TECHNICAL PAPERS










# 1998 SYMPOSIUM ON VLSI CIRCUITS

DIGEST OF TECHNICAL PAPERS





# 1998 Symposium on VLSI Circuits Digest of Technical Papers

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved.

Copyright © 1998 by the Institute of Electrical and Electronics Engineers, Inc.

### PRINTED IN THE UNITED STATES OF AMERICA

Publisher, Widekehr and Associates, Gaithersburg, MD 20877, USA

IEEE Cat. No. 98CH36215
JSAP Cat. No. AP981210
ISBN 0-7803-4766-8 Softbound
ISBN 0-7803-4767-6 Casebound
ISBN 0-7803-4768-4 Microfiche
ISBN 0-7803-4769-2 CD-Rom Edition
Library of Congress: 98-84564

Copies of this Digest can be purchased from:
IEEE Service Center Single Publication Sales Unit
445 Hoes Lane, Piscataway, NJ 08855, USA
Inside Japan
Business Center for Academic Societies Japan
5-16-9 Honkomagome, Bunkyo-ku, Tokyo, 113-8622 Japan

### **FOREWORD**

## Welcome to Hawaii for the 1998 Symposium on VLSI Circuits

The Symposium on VLSI Circuits is sponsored by the IEEE Solid-State Circuits Society and the Japan Society of Applied Physics, in cooperation with the Institute of Electronics, Information and Communication Engineers of Japan.

This year the Symposium is in its twelfth year. The continued high number of paper submissions affirms the fact that this meeting is a leading international forum for timely discussion and exchange of new developments in VLSI circuit design. This year the Symposium will present 70 outstanding technical papers selected from the 221 submitted to the Program Committee from both industry and universities in 19 different countries around the world, a record in the participation.

The contributed papers that make up this conference represent significant advances in VLSI circuit design and implementation as applied to memories, microprocessor digital logic, digital signal processing, analog circuits and communications. In addition to Symposium is offering a one-day short-course on Memory Design held on June 10th, the day preceding the Symposium.

The Symposium features four invited talks spanning its entire scope. The talks are entitled; "Designing Clock Distribution Networks", "Deconstructing the Semiconductor Industry", "Digital Television Systems," and "High-Speed DRAM Architecture Movement".

The Symposium continues its tradition of holding unique and highly interactive rump sessions in the evening. First we have a "joint rump" session, jointly facilitated by both the Circuits and Technology Symposia committees, on the night of June 10th (after the all-day short course and a Circuits Symposium Reception). The topic is; "High Performance Technology for 1GHz Operation and Beyond—Architecture, Design and Device Solutions". We have three additional rumps sessions on the next night. They are: "Future of Scaling: Is Moore's Law All There Is?" "Has SOI Finally Arrived?" and "Visions of Computers in the Year 2005".

The excellent technical program owes much to the outstanding efforts of the North-American and European and the Japan Far-East Technical Program committees, under the leadership of the Technical Program Chairman, Bill Bidermann, and Co-Chairman Masao Taguchi. The Committee members, leaders in the field of VLSI circuit design, have solicited strong papers and selected and organized them into interesting technical sessions.

Next year, the three day Symposium will return to Kyoto, Japan once again, and be held following the VLSI Technology Symposium. We do hope you will attend.

June 1998

lan A. Young Symposium Chairman

Atsushi Iwata Symposium Co-Chairman

### 1998 VLSI CIRCUITS SYMPOSIUM

Chairman:

Co-Chairman:

Program Chairman:

Program Co-Chairman:

Secretary: (Publicity)

Publications/Publicity:

(Publications) Treasurer:

Local Arrangements:

Ian Young Atsushi Iwata

William Bidermann Masao Taguchi

**David Scott** 

Masayuki Ishikawa

Larry DeVito

Katsuhiko Ueda Richard Jaeger

Shinsuke Konaka

Craig Lage

Yasuo Inoue Shoichiro Matsumoto Intel Corp.

Hiroshima University Chromatic Research

Fujitsu

Texas Instruments

DENSO

**Analog Devices** Matsushita Electric **Auburn University** 

NTT

Motorola, Inc.

Mitsubishi Electric

Sanyo Electric

## **EXECUTIVE COMMITTEES**

IEEE

Chairman: Members:

James T. Clemens

Asad Abidi

Dirk Bartelink

Richard Chapman

Gilbert DeClerck Youssef El-Mansy Richard Jaeger

Nino Masnari Yoshi Nishi

Kevin O'Connor

Bill Siu

Charles Sodini Peter Verhofstadt

Ian Young

Bell Labs, Lucent Technologies

University of California

Semiconductor Research Corp.

Texas Instruments

**IMEC** Intel Corp.

**Auburn University** 

North Carolina State University

Texas Instruments

Bell Labs, Lucent Technologies

Intel Corp.

Massachusetts Institute of Tech. Semiconductor Research Corp.

Intel Corp.

### JAPAN SOCIETY OF APPLIED PHYSICS

Chairman:

Members:

Takuo Sugano

Shojiro Asai

Chun-Yen Chang Yutaka Hayashi

Hajime Ishikawa Choong-Ki Kim

Susumu Kohyama

Jong-Gil Lee

Toshiaki Masuhara Akihiko Morino

Tadashi Nishimura Toyoki Takemoto Ken Takeya

Fang-Churng Tseng

Toyo University

Hitachi

Nat'l Chaio Tung University

Sonv

Fujitsu Labs

**KAIST** 

Toshiba

Samsung Electronics

Hitachi

**NEC** 

Mitsubishi Electric

Matsushita Electric

NTT

Vanguard Int'l Semiconductor

### TECHNICAL PROGRAM COMMITTEES

#### NORTH AMERICA/EUROPE

Chairman:

Members:

William Bidermann

Chromatic Research Asad Abidi University of California Randy Allmon Digital Equipment Corp.

Shekhar Borkar Intel Corp. William Carter Xilinx, Inc.

Anantha Chandrakasan Massachusetts Institute of Tech.

Ching-Te Chuang **IBM** 

Larry DeVito **Analog Devices** 

Paul Gray University of California Mark Horowitz Stanford University

Howard Kalter **IBM** 

Clinton Kuo Motorola, Inc. Wah Kit Loh Texas Instruments Lisa McIlrath Northeastern University Gitty Nasserbakht Texas Instruments

Hamid Partovi **AMD** 

Behzad Razavi University of California

Michiel Steyaert Katholieke Universiteit Leuven

**David Scott** Texas Instruments

Mark Winston Intel Corp.

### JAPAN/FAR EAST

Co-Chairman:

Members:

Masao Taguchi **Fujitsu** 

Minoru Fujishima University of Tokyo Takahiro Hanyu Tohoku University

Mitsuru Hiraki Hitachi Noboru Ishihara NTT

Deog-Kyoon Jeong Seoul National University

Masayuki Katakura Sony

Chang-Hyun Kim Samsung Electronics

Tadahiro Kuroda Toshiba

Nicky Lu **Etron Technology** 

Kazunori Nakahara Sharp Junji Ogawa Fujitsu Labs Hidetoshi Onodera **Kyoto University** Yasuhiro Sugimoto Chuo University Takahiro Miki Mitsubishi Electric Atsushi Wada Sanyo Electric

Kazushige Yamamoto Oki Electric

Masakazu Yamashina **NEC** 

Hiroyuki Yamauchi Matsushita Electric

# **TABLE OF CONTENTS**

SESSION 1—Plenary Session I Tapa II Thursday, June 11, 8:30 a.m. Chairpersons: William Bidermann, Chromatic Research Masao Taguchi, Fujitsu		<ul> <li>2:20 p.m.</li> <li>3.3 Analysis and Optimization of Accumulation-Mode Varactor for RF ICs, T. Soorapanth, C.P. Yue, D. Shaeffer, T.H. Lee and S.S. Wong, Stanford University, Stanford, CA</li> </ul>	32
8:30 a.m.  Welcome and Opening Remarks lan Young, Intel Corporation Atsushi Iwata, Hiroshima University		2:45 p.m.  3.4 A ±30% Tuning Range Varactor Compatible with Future Scaled Technologies, R. Castello, P. Erratico*, S. Manzini* and F. Svelto, University of Pavia, Pavia, Italy and *SGS-Thomson, Milan, Italy	34
<ul> <li>8:45 a.m.</li> <li>1.1 Designing the Best Clock Distribution Network, Phillip Restle and Alina Deutsch, IBM T.J. Watson Research Center, Yorktown Heights, NY</li> </ul>	2	SESSION 4—Low Power Digital Design Tapa III Thursday, June 11, 1:30 p.m.	
<ul> <li>9:30 a.m.</li> <li>1.2 Digital Television Systems, Yoshitaka Hashimoto, Sony Corporation, Tokyo, Japan</li> </ul>	6	Chairpersons: A. Chandrakasan, MIT T. Kuroda, Toshiba Corp.  1:30 p.m.  4.1 A Low-Power IDCT Macrocell for MPEG2	
SESSION 2—High Speed DRAMS Tapa II Thursday, June 11, 10:30 a.m. Chairpersons: W. K. Loh, Texas Instruments C. Kim, Samsung Electronics		MP@ML Exploiting Data Distribution Properties for Minimal Activity, T. Xanthopoulos and A. Chandrakasan, Massachusetts Institute of Technology, Cambridge, MA	38
10:30 a.m.  2.1 10-ns Row Cycle DRAM Using Temporal Data Storage Buffer Architecture, S. Wakayama, K. Gotoh, M. Saito, H. Araki, T.S. Cheung, J. Ogawa and H. Tempora, Enitry L. Department, 1.14 Keyneseki, Image	12	<ul> <li>1:55 p.m.</li> <li>4.2 A New Technique for Standby Leakage Reduction in High-Performance Circuits, Y. Ye, S. Borkar and V. De, Intel Corp., Hillsboro, OR</li> <li>2:20 p.m.</li> </ul>	40
H. Tamura, Fujitsu Laboratories, Ltd., Kawasaki, Japan  10:55 a.m.  2.2 Non-Precharged Bit-Line Sensing Scheme for High-Speed Low-Power DRAMs, Y. Kato, N. Nakaya, T. Maeda, M. Higashiho, T. Yokoyama, Y. Sugo, F. Baba, Y. Takemae*, T. Miyabo* and S. Saito*, Fujitsu VLSI Limited, Kasugai, Japan and	12	4.3 An Auto-Backgate-Controlled MT-CMOS Circuit, H. Makino, Y. Tsujihashi, K. Nii, C. Morishima, Y. Hayakawa, T. Shimizu and T. Arakawa*, Mitsubishi Electric Corp., Itami, Japan and *Tokushima Bunri University, Kagawa, Japan 2:45 p.m.	42
*Fujitsu Limited, Kawasaki, Japan  11:20 a.m.  2.3 Non-Complimentary Rewriting and Serial-Data	16	4.4 A Novel Powering-Down Scheme for Low Vt CMOS Circuits, K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada and S. Kurosawa, NEC Corp., Kanagawa, Japan	44
Coding Scheme for Shared-Sense-Amplifier Open-Bit-Line DRAMS, S. Utsugi, M. Hanyu, Y. Muramatsu and T. Sugibayashi, NEC Corp., Kanagawa, Japan	18	SESSION 5—Oscillator and Wave Form Generators II Tapa II Thursday, June 11, 3:25 p.m.	
11:45 a.m. 2.4 Fast Cycle RAM (FCRAM); a 20-ns Random Row Access, Pipe-Lined Operating DRAM, Y. Sato, T. Suzuki, T. Aikawa, S. Fujioka, W. Fujieda, H. Kobayashi, H. Ikeda, T. Nagasawa, A. Funyu, Y. Fujii, K.I. Kawasaki, M. Yamazaki and M. Taguchi, Fujitsu Limited, Kawasaki, Japan	22	Chairpersons: B. Razavi, UCLA Y. Sugimoto, Chuo University.  3:25 p.m.  5.1 Phase Noise in CMOS Differential LC Oscillators, A. Hajimiri and T.H. Lee, Stanford University, Stanford, CA	48
SESSION 3—Oscillator and Wave Form Generators I Tapa II Thursday, June 11, 1:30 p.m. Chairpersons: B. Razavi, UCLA		<ul> <li>3:50 p.m.</li> <li>5.2 A 2V 900 MHz CMOS Phase-Locked Loop, JT. Wu, MJ. Chen and CC. Hsu, National Chiao-Tung University, Hsin-chu, Taiwan</li> <li>4:15 p.m.</li> </ul>	52
Y. Sugimoto, Chuo University  1:30 p.m.  3.1 A Low-Noise 900MHz VCO in 0.6µm CMOS, CH. Park and B. Kim, KAIST, Taejon, Korea	28	5.3 A 0.8µm CMOS 350 MHz Quadrature Direct Digital Frequency Synthesizer with Integrated D/A Converters, A. Edman, A. Björklid* and I. Söderquist*, Linköping University, Linköping, Sweden and *SAAB Dynamics, Linköping, Sweden	54
<ul> <li>1:55 p.m.</li> <li>3.2 A 1.9-GHz Si Bipolar Quadrature VCO with Fully-Integrated LC Tank, T. Wakimoto and S. Konaka, NTT Integrated Information &amp; Energy Systems Labs, Kanagawa, Japan</li> </ul>	30	<ul> <li>4:40 p.m.</li> <li>5.4 Quadrature Waveform Generator with Enhanced Performances, F. Maloberti and M. Signorelli, University of Pavia, Pavia, Italy</li> </ul>	56

	day, June 11, 3:25 p.m. persons: H. Kalter, IBM DK. Jeong, Seoul National University	60	<ul> <li>Tapa I</li> <li>Friday, June 12, 10:20 a.m.</li> <li>Chairpersons: L. DeVito, Analog Devices K. Yamamoto, Oki Electric Industry Co.</li> <li>10:20 a.m.</li> <li>8.1 A CMOS RF-Receiver Front-End for 1GHz Applications, F. Stubbe, S. Kishore, C. Hull and V. Della Torre, Rockwell Semiconductor Systems, Newport Beach, CA</li> </ul>	80
3:50 ( <b>6.2</b>	-	62	10:45 a.m.  8.2 A 9mW 900MHz CMOS LNA with Mesh Arrayed MOSFETs, G. Hayashi, H. Kimura, H. Simomura and A. Matsuzawa, Matsushita Electric Ind., Co., Ltd., Osaka, Japan	84
4:15 <b>6.3</b>	• • •		<ul> <li>11:10 a.m.</li> <li>8.3 A CMOS Variable Gain Amplifier for a Wideband Wireless Receiver, S. Tadjpour, F. Behbahani and A. Abidi, University of California, Los Angeles, CA</li> </ul>	86
4:40 <b>6.4</b>	Tokyo, Japan	64 66	<ul> <li>11:35 a.m.</li> <li>8.4 A 3V, 2.8mW CMOS ΔΣ-Modulator for GSM Applications, T. Burger and Q. Huang, Swiss Federal Institute of Technology, Zurich, Switzerland</li> <li>SESSION 9 —DRAM Concepts Tapa II Friday, June 12, 10:20 a.m.</li> </ul>	90
	P SESSIONS nesday, June 10, 8:00 p.m.–10:00 p.m. III	68	Chairpersons: D. Scott, Texas Instruments J. Ogawa, Fujitsu Labs., Ltd.  10:20 a.m.  9.1 A Precise On-Chip Voltage Generator for a Giga-	
RJ1	High Performance Technology for 1GHz Operation and Beyond—Architecture, Design and Device Solutions Moderators: Circuits Technology S. Borkar, Intel B. Zetterlund, DEC Y. Oowaki, Toshiba H. Iwai, Toshiba		Scale DRAM with a Negative Word-Line Scheme, H. Tanaka, M. Aoki*, T. Sakata*, S. Kimura*, N. Sakashita**, H. Hidaka**, T. Tachibana*** and K. Kimura*, Hitachi ULSI Engineering Corp., Tokyo, Japan and *Hitachi, Ltd., Tokyo, Japan and **Mitsubishi Electric Corp., Hyogo, Japan and ***Texas Instruments Japan Ltd., Ibaraki, Japan	94
	olulu I, Honolulu II and Honolulu III sday, June 11, 8:00 p.m.–10:00 p.m.  Future of Scaling: Is Moore's Law All There Is?		10:45 a.m.  9.2 Multi-Gbit-Scale Partially Frozen (PF) NAND DRAM with SDRAM Compatible Interface, T. Fujino and K. Arimoto, Mitsubishi Electric Corp.,	
•••	Moderators: A. Chandrakasan, MIT H. Onodera, Kyoto University		Hyogo, Japan 11:10 a.m. 9.3 A 5.3Gb/s 32Mb Embedded SDRAM Core with	9(
R2 R3	Has SOI Finally Arrived?  Moderators: C.T. Chuang, IBM Ohtomo, NTT  Visions of Computers in the Year 2005  Moderators: R. Allmon, DEC		Slightly Boosting Scheme, A. Yamazaki, T. Yamagata, M. Hatakenaka*, A. Miyanishi*, I. Hayashi, S. Tomishima, A. Mangyo*, Y. Yukinari*, T. Tatsumi*, M. Matsumura*, K. Arimoto and M. Yamada, Mitsubishi Electric Corp., Hyogo, Japan and	
Tapa Frida Chair	T. Sakurai, University of Tokyo  SION 7—Plenary Session II  II y, June 12, 8:30 a.m. persons: William Bidermann, Chromatic Research Masao Taguchi, Fujitsu		*Mitsubishi Electric Engineering Co., Ltd., Hyogo, Japan  11:35 a.m.  9.4 A 2.5V, 2.0GByte/s Packet-Based SDRAM with a 1.0Gbps/pin Interface, C. Kim, K.H. Kyung, W.P. Jeong, J.S. Kim, B.S. Moon, S.M. Yim, J.W. Chai, J.H. Choi, C.K. Lee, K.H. Han, C.J. Park, H. Choi and S.I. Cho, Samsung Electronics, Co., Ltd., Kyungki-do, Korea	100
8:30 a 7.1	a.m.  Deconstructing the Semiconductor industry George Zachary, Mohr Davidow Ventures, Menlo Park, CA	74	SESSION 10—High Speed Circuit Techniques Tapa III Friday, June 12, 10:20 a.m.	
9:15 a <b>7.2</b>	a.m.  High-Speed DRAM Architecture Movement  Hidemori Inukai and Hiroaki Ikeda, NEC Corp.,  Kanagawa, Japan	76	Chairpersons: C. T. Chuang, IBM M. Yamashina, NEC Corp.	

**SESSION 8—RF Receiver Circuits** 

SESSION 6—High Speed Memory Interface Control

10:20 <b>10.1</b>	a.m.  Semi-Dynamic and Dynamic Flip-FLops with Embedded Logic,F. Klass, Sun Microsystems, Inc., Palo Alto, CA	108	SESSION 13—Signal Processing Tapa III Friday, June 12, 1:30 p.m. Chairpersons: S. Borkar, Intel Corp.	
10:45		100	M. Fujishima, University of Tokyo	
	1GHz Logic Circuits with Sense Amplifiers, O. Takahashi, N. Aoki, J. Silberman and S. Dhong, IBM Corporation Research Division, Austin, TX	110	<ul> <li>1:30 p.m.</li> <li>13.1 A 480MHz 11mW PR4 Viterbi Detector and Margin Circuit in 0.25μm CMOS, L. Thon, IBM Almaden Research Center, San Jose, CA</li> </ul>	148
11:10 <b>10.3</b>	a.m.  Parallel Condition-Code Generation for High Frequency PowerPC Microprocessors, J. Burns and K. Nowka, IBM Austin Research Laboratory, Austin, TX	112	<ul> <li>1:55 p.m.</li> <li>13.2 A CMOS 260Mbps Read Channel with EPRML Performance, T. Conway, P. Quinlan, J. Spalding, D. Hitchcox*, I. Mehr**, D. Dalton** and K. McCall**,</li> </ul>	
11:35 <b>10.4</b>	Accurate On-Chip Interconnect Evaluation: A Time Domain Technique, K. Soumyanath,		Analog Devices B.V., Limerick, Ireland and *Analog Devices, Newbury, UK and **Analog Devices, Wilmington, MA	152
SESS	S. Borkar, C. Zhou and B. Bloechel, Intel Corp., Hillsboro, OR	116	<ul> <li>2:20 p.m.</li> <li>13.3 An Analog DFE for Disk Drives Using a Mixed Signal Integrator, M.Q. Le, P. Hurst and K. Dyer, University of California, Davis, CA</li> </ul>	156
Chair	y, June 12, 1:30 p.m. persons: G. Nasserbakht, Texas Instruments M. Ishikawa, DENSO		<ul> <li>2:45 p.m.</li> <li>13.4 A New Contact Programming ROM Architecture for Digital Signal Processor,</li> <li>H. Takahashi, S. Muramatsu and M. Itoigawa, Texas</li> </ul>	
1:30 ¡ <b>11.1</b>	p.m.  A 3V GSM Baseband Transmitter, C.S. Wong, LSI Logic Corporation, Milpitas, CA	120	Instruments Japan Ltd., Tokyo, Japan SESSION 14—Data Converters	158
1:55 ¡ <b>11.2</b>	p.m.  A 2.7-V Dual-Frequency Single-Sideband Mixer, T.P. Liu, Bell Laboratories, Lucent Technologies, Holmdel, NJ	124	Tapa I Friday, June 12, 3:25 p.m. Chairpersons: A. Abidi, University of California T. Miki, Mitsubishi Electric	
2:20   <b>11.3</b>	p.m.  A 900-MHz/1.8GHz CMOS Transmitter for Dual-Band Applications, B. Razavi, University of California, Los Angeles, CA	128	<ul> <li>3:25 p.m.</li> <li>14.1 A 14-bit, 5-MHz Digital-to-Analog Converter Using Multi-Bit ΣΔ Modulation, K. Falakshahi, CK.K. Yang and B. Wooley, Stanford University, Stanford, CA</li> </ul>	164
2:45   11.4	Superharmonic Injection Locked Oscillators as Low Power Frequency Dividers, H. Rategh and T.H. Lee, Stanford University, Stanford, CA	132	<ul> <li>3:50 p.m.</li> <li>14.2 A 1.5V, 10-Bit, 14MS/s CMOS Pipeline Analog-to-Digital Converter, A.M. Abo and P. Gray, University of California, Berkeley, CA</li> </ul>	166
Tapa Friday	SION 12—Low Power SRAM II /, June 12, 1:30 p.m. persons: H. Kalter, IBM H. Yamauchi, Matsushita Electric		<ul> <li>4:15 p.m.</li> <li>14.3 A 2.5V 100MS/s 8bit ADC Using Pre-Linearization Input Buffer and Level Up DAC/Subtractor, M. Sugawara, H. Yoshida, M. Mitsuishi, S. Nakamura, S. Nakaigawa, Y. Kunisaki and H. Suzuki, NEC</li> </ul>	
1:30 p <b>12.1</b>	Applications of On-Chip Samplers for Test and Measurement of Integrated Circuits, R. Ho, B. Amrutur, K. Mai, B. Wilburn, T. Mori and M. Horowitz, Stanford University, Stanford, CA	138	Corporation, Kanagawa, Japan 4:40 p.m.  14.4 A 4GHz Fourth-Order SiGe HBT Band Pass ΔΣ Modulator, W. Gao, J. Cherry and W.M. Snelgrove, Carleton University, Ottawa, Canada	170
1:55 p <b>12.2</b>	o.m.  Dynamic Leakage Cut-off Scheme for Low-Voltage SRAMs, H. Kawaguchi, Y. Itaka and		SESSION 15—High Speed SRAM Tapa II Friday, June 12, 3:25 p.m.	174
2:20 p		140	Chairpersons: D. Scott, Texas Instruments N. Lu, Etron Technology	
14.3	A Low-Power SRAM Using Improved Charge Transfer Sense Amplifiers and a Dual-Vth CMOS Circuit Scheme, I. Fukushi, R. Sasagawa, M. Hamaminato, T. Izawa* and S. Kawashima, Fujitsu Laboratories Ltd., Kawasaki, Japan and *Fujitsu Ltd., Kawasaki, Japan	142	<ul> <li>3:25 p.m.</li> <li>15.1 Bus Architecture for 600-MHz 4.5-Mb DDR SRAM,</li> <li>A. Kawasumi, A. Suzuki, H. Hatada, T. Kobayashi,</li> <li>Y. Takeyama, O. Hirabayashi, T. Hamano* and</li> <li>N. Otsuka, Toshiba Corp., Yokohama, Japan and</li> <li>*Toshiba Microelectronics Corporation, Yokohama,</li> </ul>	
			Japan  3:50 p.m.  15.2 A Write-Back Cache Memory Using Bit-Line Steal Technique, A. Miyoshi, H. Okuyama, S. Ozaki, T. Tsuji, K. Kaneko, S. Ogura and Y. Nishimichi, Matsushita Electric Industrial Co., Ltd., Kyoto, Japan	178 180

4:15 p.m.  15.3 A 0.9-ns-access, 700-MHz SRAM Macro Using a Configurable Organization Technique with an Automatic Timing Adjuster, K. Ando, K. Higeta, Y. Fujimura, K. Mori, M. Nakayama, H. Nambu, K. Miyamoto* and K. Yamaguchi**, Hitachi, Ltd., Tokyo, Israe, **Witchi, Israe, **W		SESSION 18—PLL and High Speed Links Tapa II Saturday, June 13, 8:30 a.m. Chairpersons: H. Partovi, AMD N. Ishihara, NTT Corp. 8:30 a.m.	
Japan, *Hitachi Ltd., Kanagawa, Japan and **Hitachi ULSI Engineering Corp., Tokyo, Japan  4:40 p.m.  15.4 A 2MB, 3.6GB/s Back-Side Bus Cache for an IA32 450 MHz Microprocessor, G. Taylor, T. Arabi, K. Hose, J. Jones, S. Kim, R. Kuppuswamy, R. Mooney, J. Price and A. Sarangi, Intel Corp., Hillsboro, OR	182	18.1 A Jitter and Data Duty Distortion Tolerated PLL Circuit for 156-Mbps Burst-Mode Transmission, M. Sato*, Y. Aoki, M. Baba, Y. Wakayama, N. Saikusa, M. Kayano** and S. Murakami*, NEC Corp., Kanagawa, Japan and *NEC Telecom Systems, Ltd., Kanagawa, Japan and **NEC Engineering Ltd., Kanagawa, Japan	210
SESSION 16—Communication Circuits Tapa III Friday, June 12, 3:25 p.m. Chairpersons: I. Young, Intel Corp. K. Yamamoto, Oki Electric Industry Co.		8:55 a.m.  18.2 A Phase-Locked Loop Clock Generator for a 1GHz Microprocessor, D. Boerstler and K. Jenkins*, IBM Austin Research Labs, Austin, TX and *IBM TJ Watson Research Center, Yorktown Heights, NY	212
3:25 p.m.  16.1 Front-End CMOS Chipset for Fiber-Based Gigabit Ethernet, T. Yoon and B. Jalali*, NuComm Corp., Los Angeles, CA and *University of California, Los Angeles, CA	188	<ul> <li>9:20 a.m.</li> <li>18.3 A Portable Digital DLL Architecture for CMOS Interface Circuits, B. Garlepp, K. Donnelly, J. Kim, P.S. Chau, J. Zerbe, C. Huang, C.V. Tran, C. Portmann, D. Stark, Y.F. Chan, T.H. Lee* and M. Horowitz*, Rambus, Inc., Mountain View, CA and *Stanford</li> </ul>	
3:50 p.m. 16.2 A 1 Gbit/s Full-Duplex CMOS Driver/Receiver for Twisted-Pair Data-Communication, S. Gogaert and M. Steyaert, Katholieke Universitaet Leuven, Heverlee, Belgium	192	University, Stanford, CA  9:45 a.m.  18.4 A 2Gb/s/pin CMOS Asymmetric Serial Link, KY.K. Chang, W. Ellersick, ST. Chuang, S. Sidiro- poulos and M. Horowitz, Stanford University, Stanford,	214
4:15 p.m.  16.3 A 6Gbps CMOS Phase Detecting DEMUX Module Using Half-Frequency Clock, K. Nakamura, M. Fukaishi, H. Abiko, A. Matsumoto and M. Yotsuyanagi, NEC Corp., Kanagawa, Japan	196	CA  SESSION 19—Analog Techniques Tapa I Saturday, June 13, 10:00 a.m.	216
4:40 p.m.  16.4 A 0.4(m CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter, R. Farjad-Rad, CK.K. Yang, M. Horowitz and T. Lee, Stanford University, Stanford, CA	198	Chairpersons: P. Gray, University of California H. Onodera, Kyoto University  10:00 a.m.  19 1 A Five Stage Chopper Stabilized Instrumentation Amplifier Using Feedforward Compensation, A. Thomsen, D. Kasha and W. Lee, Cirrus Logic, Inc.,	
SESSION 17—Image and Video Processing Tapa I Saturday, June 13, 8:30 a.m. Chairpersons: L. McIlrath, Northeastern University M. Katakura, Sony Corp.		Austin, TX  10:25 a.m.  19.2 Experimental Results on Reduced Harmonic Distortion in Circuits with Correlated Double Sampling, Y. Huang, G. Temes* and P. Ferguson,	220
8:30 a.m.  17.1 Design and Fabrication of a High Dynamic Range Image Sensor in TFA Technology, M. Böhm, T. Lulé*, H. Fischer, J. Schulte, B. Schneider, S. Benthien*, F. Blecher, S. Coors, A. Eckhardt,		Jr.**, Newport Microsystems, Inc., Irvine, CA and *Oregon State University, Corvallis, OR and **Analog Devices, Inc., Wilmington, MA  10:50 a.m.	224
H. Keller*, P. Rieve*, K. Seibel, M. Sommer* and J. Sterzel, Universitäet-GH Siegen, Siegen, Germany and *Silicon Vision GmbH, Siegen, Germany  8:55 a.m.	202	19.3 A CMOS Band-Gap Reference Circuit with Sub 1V Operation, H. Banba, H. Shiga, A. Umezawa, T. Miyaba*, T. Tanzawa, S. Atsumi and K. Sakui, Toshiba Corp., Yokohama, Japan and *Toshiba Microelec- tronics Corporation, Yokohama, Japan	228
17.2 A 1.5 GOPS Analog CMOS Array Processor with Integrated Optical Image Acquisition for Position Encoding Applications, T. Blalock, R. Baumgartner and T. Hornak, Hewlett-Packard Laboratories, Palo Alto, CA	204	<ul> <li>11:15 a.m.</li> <li>19.4 A Coding Scheme for Field-Powered RF IC Tag Systems, S. Tanaka, T. Ishifuji, T. Saito, M. Shida and K. Nagai, Hitachi, Ltd., Tokyo, Japan</li> </ul>	230
9:20 a.m.  17.3 A Comb Filter with Switched Capacitor Delay Lines for Analog Video Processor, S. Dosho, H. Kurimoto*, M. Ozasa*, T. Okamoto*, N. Yanagisawa and N. Tamagawa*, Matsushita Electric Industrial Co., Ltd., Osaka, Japan and *Matsushita Electronics	•	SESSION 20—Non-Volatile Memory Tapa II Saturday, June 13, 10:25 a.m. Chairpersons: M. Winston, Intel Corp. M. Hiraki, Hitachi, Ltd.	
Corporation, Osaka, Japan	206	10:25 a.m. 20.1 A Negative Vth Cell Architecture for Highly Scalable, Excellently Noise Immune and Highly Reliable NAND Flash Memories, K. Takeuchi, S. Satoh, T. Tanaka, K. Imamiya and K. Sakui, Toshiba Corp., Yokohama, Japan	234

<ul> <li>10:50 a.m.</li> <li>20.2 A Sophisticated Bit-by-Bit Verifying Scheme for NAND EEPROMs, K. Sakui, K. Kanda H. Nakamura, K. Imamiya and J. Miyamoto, Toshibi Corp., Yokohama, Japan</li> </ul>	,
11:15 a.m.	
20.3 A Self-Reference Read Scheme for a 1T/10 FeRAM, J. Yamada, T. Miwa, H. Koike and H. Toyoshima, NEC Corp., Kanagawa, Japan	_
11:40 a.m.	
20.4 A 42.5mm² 1Mb Nonvolatile Ferroelectric	-
Memory Utilizing Advanced Architecture fo Enhanced Reliability, W. Kraus, L. Lehman, D.	
Wilson*, T. Yamazaki**, C. Ohno**, E. Nagai**, H	
Yamazaki** and H. Suzuki**, Ramtron Internationa	
Corp., Colorado Springs, CO and *Corban Concepts	
Inc., Colorado Springs, CO and **Fujitsu, Ltd.	
Kawasaki, Japan	242

# 1998 VLSI Circuits Short Course Program

# Memory Design and Evolution

Wednesday, June 10, 8:05 a.m.

Chairperson: Wah Kit Loh, Texas Instruments

Chang-Hyun Kim, Samsung Electronics

8:05 am	Evolution of DRAMs	P. Gillingham MOSAID
9:00 am	Comparative Core Design Techniques	D. Nuhn Semiconductor Insights
10:00 am	Break	
10:15 am	High Speed Clock Synchronization and Distribution with Emphasis on DLL Principles and Design	J. Maneatis SGI
11:15 am	Approaches to Low Power Designs	C.H. Kim Samsung Electronics
12:15 am	Lunch	
1:15 pm	Redundancy for Maximum Yields	B. Keeth <i>Micron</i>
2:15 pm	Voltage Regulation at Low Voltages	Y. Nakagome Hitachi
3:15 pm	Break	
3:30 pm	Design-In-Reliability	T. Leigh Texas Instruments
4:30 pm	System Level Performance Analysis with Multi-Memory Masters	J. Lee <i>NEC</i>
5:30 pm	Conclusion	

## **SESSION QUICK INDEX**

SESSION 1	Plenary Session I
SESSION 2	High Speed DRAMs
SESSION 3	Oscillator and Wave Form Generators I
SESSION 4	Low Power Digital Design
SESSION 5	Oscillator and Wave Form Generators II
SESSION 6	High Speed Memory Interface Control
RUMP SESSION	NS
SESSION 7	Plenary Session II
SESSION 8	RF Receiver Circuits
SESSION 9	DRAM Concepts
SESSION 10	High Speed Circuit Techniques
SESSION 11	RF Transmitter Circuits
SESSION 12	Low Power SRAM
SESSION 13	Signal Processing
SESSION 14	Data Converters
SESSION 15	High Speed SRAM
SESSION 16	Communication Circuits
SESSION 17	Image and Video Processing
SESSION 18	PLL and High Speed Links
SESSION 19	Analog Techniques
SESSION 20	Non-Volatile Memory

### **SESSION 1**

### **Plenary Session I**

Thursday, June 11, 8:30 a.m. *Tapa II* 

Chairpersons:

William Bidermann, Chromatic Research

Masao Taguchi, Fujitsu

8:30 a.m.

**Welcome and Opening Remarks** 

Ian Young, Intel Corporation Atsushi Iwata, Hiroshima University

8:45 a.m.

1.1 Designing the Best Clock Distribution Network,

Phillip Restle and Alina Deutsch, IBM T.J. Watson Research Center, Yorktown Heights, NY

9:30 a.m.

1.2 Digital Television Systems, Yoshitaka Hashimoto, Sony Corporation, Tokyo, Japan

### **Designing the Best Clock Distribution Network**

Phillip J. Restle, Alina Deutsch

IBM T. J. Watson Research Center Yorktown Heights, NY

### **Abstract**

Clock distribution has become an increasingly challenging problem for VLSI designs, consuming an increasing fraction of resources such as wiring, power, and design time. Unwanted differences or uncertainties in clock network delays degrade performance or cause functional errors. Three dramatically different strategies being used in the VLSI industry to address these challenges are compared. Novel modeling and measurement techniques are used to investigate on-chip transmission-line effects that are important for high performance clock distribution networks.

### Introduction

The rapid increase in clock frequency and transistor count poses many problems for VLSI designers. One challenge receiving increased attention is the seemingly simple task of supplying one or more clock signals to all the latches and clocked dynamic gates on a chip.

Interconnects have become more important due to fundamental scaling effects that increase the fraction of the chip cycle time that is consumed by interconnect parasitic capacitances, delays, and coupling effects. Significant effort is devoted to modeling and reducing these delays through design optimization and technology improvements. Using these design and technology advances with careful microarchitecture and chip organization, it is still possible for experienced design teams to keep interconnect delays a small fraction of critical path delays. Clock distribution, however, is unique in that the total delay of the clock network is already dominated by interconnects. Buffer delays and capacitance have scaled to keep up with cycle time, but interconnect delay from the center of the chip to corners has not, while the number of clocked gates continues to grow. Thus clock distribution problems lead to unique modeling and design techniques as well as technology advances.

While the delay of a clock distribution network is relatively unimportant, any modeling error or uncertainty in the clock signal arrival times between key points in the clock distribution can cause performance or functional problems.

To reduce model, process, and noise induced clock distribution uncertainties, the total delay through the clock distribution is in general minimized. This leads to the use of long, wide wires placed on the lowest resistance wiring levels, that are driven with fast transition times, which in turn leads to significant transmission-line effects [1]. Uncontrolled transmission-line effects are a growing source of uncertainty and clock skew as will be discussed below.

### **Network Topologies**

Most high performance microprocessors distribute a single performance-critical clock signal to many locations on the chip, although local regions may be gated for power management. The different local clock phases needed for various latch circuits, arrays, or dynamic logic are then generated locally from this global clock signal. There is a wide variety of clock distribution network topologies now being used for global clock distribution.

Simplified electrical models very roughly inspired by three commercial microprocessor clock network topologies were studied for illustrative purposes: grids like the DEC 21264 [2]. trees like the IBM S/390 [3,4], and length matched serpentines like the Intel P6 [5]. The goal of the comparison is to understand the advantages and disadvantages of these very different topologies, (without reproducing many important details) by creating simple simulation models of each topology. The effects of wiring technology will be simulated, considering Al and Cu wires, with and without on-chip dedicated reference layers. The implications of non-ideal real-world cases will be discussed, followed by design and measurements of a 400MHz product.

All three microprocessors use tree-like networks driving roughly 16 buffer or spine locations for the first, longest wires in the global clock distribution. This consensus occurs because perfectly symmetric H-trees driving identical loads result in zero nominal skew. The very different networks driven by these buffers will be the focus of this paper.

Each of the simplified topologies is designed to drive only one quadrant of a 17 x 17 mm chip containing 150 pF of uniformly distributed load in each quadrant. In figures showing physical wiring, all wire widths are drawn 10X wider to allow better visual comparison of wire widths.

#### Grids

The DEC Alpha series of chips uses grid-based clock distributions driven by one or more lines of buffers. This robust topology guarantees very low skew in any local region, and can be routed early in the design. Fig. 1 shows a grid based network for one quadrant of the DEC 21264, driving 150 pF of gate load, using 350 pF of grid wire capacitance. The number of grid wires was chosen arbitrarily, then a wire width of 14  $\mu$ m approximately reproduced the published wire capacitance [2]. The DEC process includes reference planes above and below the two planes used for the clock grid wiring [2]. Fig. 2 shows simulated waveforms for this grid. Fig. 3 shows the expected increase in transmission-line effects if the Al reference-layers were instead used as standard orthogonal




Figure 1: Clock grid for a chip quadrant, crossed boxes show drivers, circles show locations of simulated waveforms.




Figure 2: Simulations of clock grid of Fig. 1 using Al technology with reference planes.




Figure 3: Simulations of grid of Fig. 1, but without reference planes for low inductance return paths.

wiring levels, and the Vdd/Gnd return conductors were instead routed on both sides of each grid wire. Due to the increase in the average distance to the return current path when the reference planes are removed, the inductance increases, and the transmission-line effects such as plateaus and reflections become more pronounced, increasing the clock skew. These transmission-line effects can be reduced by using a finer grid having a larger number of narrower wires, but this increases total capacitance, wire delay, and skew. A modified grid was also simulated assuming a Cu wiring technology [6], that does not use dedicated reference planes (Fig. 4). For the Cu technology twice as many 4.5




Figure 4: Simulation of clock grid redesigned for copper grid with twice as many narrower wires, and reduced driver




Figure 5: Tree topology driving same loads as grid above.




Figure 6: Simulation of copper tree in Fig. 5.

µm wide grid wires were used, with reduced driver sizes. The thinner, narrower, Cu wires results in reduced power (Cwire reduced from 350 pF to 228 pF) even with the finer grid, and exhibited no need for dedicated reference planes.

#### **Trees**

Fig. 5 shows a symmetric H-tree designed to drive the same 150 pF loads as the grid in the previous section, with the maximum wire width chosen to be 14  $\mu$ m the same width used for the Al grid but (as shown) wire widths were optimized for minimum delay. Due to assumed idealized symmetry of the loads, the simulated skew is trivially zero. Fig. 6 shows significant transmission-line effects at various internal nodes within the trees, but only the smooth signals at the ends of the trees are relevant. Any overshoot can




Figure 7: Serpentine wires, driven by a line of clock drivers at the left edge. Only 32 of the 256 serpentines needed to drive the 256 loads of grid and tree examples are shown.

easily be controlled by reducing wire widths, and may be desirable as it is accompanied by faster transition times.

### **Length-Matched Serpentines**

Fig 7 shows another topology where each load is driven by a single point-to-point wire, and lengths are matched using a serpentine structure. To achieve delays and transition times similar to the trees, wire widths were chosen to be 1.6  $\mu$ m. This topology is relatively simple to design, and like symmetric trees, has trivially zero skew for identical loads, as long as coupling and uncontrolled variables are insignificant.

### Comparisons

Table 1 compares the three topologies assuming uniform load distribution and no environmental or process variations for the Cu wiring simulations (with no reference planes).

Table 1: Uniform Load Distribution

	Cwire	Delay	Skew
Grid	228 pF	21 ps	21 ps
Trees	15.5 pF	130 ps	0 ps
Serpentines	480 pF	130 ps	0 ps

For these symmetric cases, the tree topology provides low skew and much lower capacitance than the other topologies, although it requires placement of buffers at four locations internal to each chip quadrant. For real designs, a number of complications arise that further differentiate the topologies. First, actual capacitance of individual clock pins can vary from a few fF to a few pF at each pin. In addition, the loads are distributed non-uniformly over the chip, and across-chip process and power supply variations can be significant. One major advantage of the grid topology is that even very non-uniform load distributions affect the local skew very little. Thus, changes in clock loads, locations, or electrical models cause little change in clock timing, and rarely require re-tuning of the grid wires or drivers.

Although trees are potentially more efficient, wiring and tuning tree topologies to drive highly non-uniform loads with low skew can be much more difficult. Modeling errors or process variations can produce large skew even between nearby clock pins. An example is discussed below.




Figure 8: Simulated wave-forms at the start, middle, and end of straight vs. folded identical length wires of 1 cm length and 5.3 um width driving 2 pF. Grounded 1.2 um shield wires provide capacitance shielding but inadequate inductive shielding (with no reference planes).

The serpentine structure is simple to design for different load locations, however, the number of serpentine wires is large and changeable, contributing to wire congestion. Small loads require capacitance padding, while wide serpentine wires used to drive larger loads can lead to inductive self-coupling (Fig. 8). Since a full-chip distribution using this method requires a line of drivers on the left and right chip edges, there is potentially large skew between the left and right halves of the chip due to cross-chip variations [5].

### A 400 MHz Clock Tree Design

To take advantage of the efficiency, flexibility, low power, and potentially low skew of the tree structure, a proprietary low skew clock routing tool was developed to drive arbitrary load distributions with arbitrary wire widths while avoiding blockages. An optimization process also considers power, wiring tracks, and process variations. The tool has been used on several IBM microprocessor and ASIC designs. Measurements were made using an e-beam system [4], and backside photo-emission [7] (not shown).

Fig. 9 shows the importance of including transmissionline effects in the design of high-performance clock distributions. Although the topologies and loads were similar, a product chip designed with transmission-line effects included in the routing, extraction and tuning algorithms showed a 5 X reduction in skew compared to the test chip designed without these considerations [4].

Fig. 10 shows a unique representation of the product's clock-tree network. The clock routing tool matches delays, but for efficiency does not match lengths or loads, so subtle differences remain: Fig. 11 shows that clock pins at the ends of the longer trees exhibited more measured and simulated overshoot due to the faster signal speed. The magnitude of the overshoot is adequately modeled by the frequency independent inductance and resistance model used in the design-tools (Fig. 11). but frequency-dependent model (not shown) including the extended wiring environment is needed to match the details of the measurement.