

1993 SYMPOSIUM ON VLSI TECHNOLOGY

DIGEST OF TECHNICAL PAPERS



TECHNOLOGY
SYMPOSIUM
KYOTO

☐ The Japan Society of Applied Physics



☐ The IEEE Electron Devices Society



IEEE Catalog Number 93CH3303-5
ISBN 0-7803-1272-4 (softbound)
ISBN 0-7803-1273-2 (casebound)
ISBN 0-7803-1274-0 (microfiche)
Library of Congress Number 90-655131

Publication Office

Business Center for Academic Societies Japan
5-16-9 Honkomagome,
Bunkyo-ku, Tokyo 113
Japan

Copyright © 1993 by the Japan Society of Applied Physics.
All rights reserved.

JSAP CAT. No. AP931210
IEEE CAT No. 93 CH 3303-5

Copies of this Digest can be purchased from:

Inside Japan

Business Center for Academic Societies Japan
5-16-9 Honkomagome, Bunkyo-ku, Tokyo 113, Japan

Outside Japan

IEEE Service Center Single Publication Sales Unit
445 Hoes Lane, Piscataway, NJ 08854, USA

FOREWORD

WELCOME to KYOTO for the 1993 Symposium on VLSI Technology

With the impetus of an information-driven society continuing to press hard, VLSI keeps providing surges of innovation, for example, microprocessor chips running at clock rates above 100 MHz, and memory chips with a capacity of 256MB. Levels of integration have been increasing four fold every three years, and this often-quoted pace has not noticeably slowed down. Technology used in semiconductor products has become extremely complex, featuring line widths below half a micron and film thicknesses down to 5 nm. It involves an assortment of materials ranging from exotic dielectrics, new conductors and silicon of ever-improving quality, and comprises a wide variety of expensive chemical and physical processing tools. It is one thing to be at the leading edge of this highly specialized field of technology, and quite another to be able to put together and run an entire processing line for competitive products. These and other issues of advanced VLSI technology will be discussed in the informal atmosphere of this symposium.

This year, we have two distinguished speakers from the industry. Masahiko Ogirima of Hitachi will be addressing "Process Innovation for Future Semiconductor Industry," which is a matter of great concern to the industry. Specifically, he will discuss how much the feature size of semiconductor chips can be reduced while maintaining profitability, and what has to be done for that purpose. Craig Barrett of Intel will be discussing "Microprocessor Evolution and Technology Impact," the direction personal computer engines are being led to, and what that implies in terms of technology. This year 192 papers were submitted, of which 70 were accepted for presentation at the symposium. This resulted in an acceptance ratio of 36%. Selected papers have been carefully arranged into 18 stimulating sessions. Five topics of much current interest have been chosen for the evening rump sessions. All the credit for putting together this outstanding program goes to the program committee, cochaired by Masao Fukuma and Dick Chapman. Tadashi Nishimura and Rafael Reif have organized a workshop focused on the relevant issues of inspection and analysis, to be run on the Sunday preceding the symposium.

We greatly appreciate the efforts made by Eiji Takeda and Bill Siu, symposium secretaries, Katsutoshi Izumi and Ching-Te Chuang, publications/publicity, Taiji Ema and Youssef El-Mansy, treasurers, and last not but least, Nobuhiro Endo, Noboru Nomura and Wayne White, local arrangements.

This is the 13th meeting of this symposium, which has continued to serve as a discussion forum for engineers active in the area of Very Large-Scale Integrated circuits for all these years. We sincerely hope that this meeting will further build on this tradition, and that you will all have an enjoyable and rewarding time in Kyoto.

May 1993

Shojiro Asai
Symposium Chairman

James T. Clemens
Symposium Co-Chairman

1993 VLSI SYMPOSIUM COMMITTEE

1993 Symposium on VLSI Technology

Chairman:	Shojiro Asai	Hitachi
Co-Chairman:	James T. Clemens	AT&T Bell Labs.
Program Chairman:	Masao Fukuma	NEC
Program Co-Chairman:	Richard A. Chapman	Texas Instruments
Secretary:	Eiji Takeda (Publicity)	Hitachi
	Bill Siu	Intel
Publications/Publicity:	Katsutoshi Izumi	
	(Publications)	NTT
	Ching-Te Chuang	IBM
Treasurer:	Taiji Ema	Fujitsu
	Youssef El-Mansy	Intel
Local Arrangements:	Nobuhiro Endo	NEC
	Noboru Nomura	Matsushita Electric
	Wayne White	Hughes Aircraft

ADVISORY BOARD

Shoji Tanaka	Superconductivity Res. Lab.
Walter F. Kosonocky	New Jersey Inst. of Tech.

EXECUTIVE COMMITTEES

Japan Society of Applied Physics

Chairman:	Takuo Sugano	Toyo Univ.
Members:	Shojiro Asai	Hitachi
	Yutaka Hayashi	Sony
	Hajime Ishikawa	Fujitsu
	Susumu Kohyama	Toshiba
	Hiroyoshi Komiya	Mitsubishi Electric
	Mamoru Kondo	NKK
	Akihiko Morino	NEC
	Hisakazu Mukai	Oki Electric
	Minoru Nagata	Hitachi
	Tetsushi Sakai	NTT
	Toyoki Takemoto	Matsushita Electric
	Takashi Tokuyama	Univ. of Tsukuba

IEEE

Chairman:	Pallab Chatterjee	Texas Instruments
Members:	Dirk Bartelink	Hewlett-Packard
	Youssef A. El-Mansy	Intel
	William C. Holton	Semiconductor Res. Corp.
	Richard C. Jaeger	Auburn Univ.
	Frank Micheletti	Rockwell International
	Court Skinner	National Semiconductor
	Al Tasch, Jr.	Univ. of Texas at Austin
	Lewis M. Terman	IBM
	Peter Verhofstadt	Semiconductor Res. Corp.
	Bruce Wooley	Stanford Univ.

TECHNICAL PROGRAM COMMITTEES

JAPAN/FAR EAST

Chairman:

Members:

Masao Fukuma
Koichiro Hoh
Chang-Gyu Hwang
Masahide Inuishi
Masakazu Kakumu
Seiichiro Kawamura
Akio Kayanuma
Toshio Kobayashi
Jun Kudo
Noboru Nomura
Hiroshi Onoda
Tadashi Shibata
Eiichi Suzuki
Eiji Takeda
Kenji Taniguchi
Kazuo Terada
Rick Tsai
Kiyoshi Yoneda

NEC
Yokohama National Univ.
Samsung Electronics
Mitsubishi Electric
Toshiba
Fujitsu
Sony
NTT
Sharp
Matsushita Electric
Oki Electric
Tohoku Univ.
Electrotechnical Lab.
Hitachi
Osaka Univ.
NEC
TSMC
Sanyo Electric

NORTH AMERICA/EUROPE

Chairman:

Members:

Richard A. Chapman
John R. Abernathey
Tony Alvarez
Sanjay Banerjee
Egil Castel
Kuang Y. Chiu
Gilbert Declerck
Ruichen Liu
William T. Lynch
Nino Masnari
Mehrdad Moslehi
Helmut Muller
Rafael Reif
Krishna Saraswat
Ashok Sinha
Bill Siu
Yuan Taur
Wayne White
Jason Woo
J.R. Yeargain
Bjorn Zetterlund

Texas Instruments
IBM
Cypress Semiconductor
Univ. of Texas at Austin
National Semiconductor
Hewlett-Packard
IMEC
AT&T Bell Labs.
Semiconductor Res. Corp.
North Carolina State Univ.
Texas Instruments
Siemens AG
MIT
Stanford Univ.
Applied Materials
Intel
IBM
Hughes Aircraft
UCLA
Motorola
DEC

VLSI TECHNOLOGY WORKSHOP ON INSPECTION AND ANALYSIS TECHNOLOGIES FOR SCALED DOWN DEVICES

May 16, 1993

Organizers T. Nishimura *Mitsubishi Electric*
R. Reif *MIT*

SCHEDULE

TIME	TOPIC	SPEAKER
8:45	"State-of-the-art of Inspection and Analysis Technologies for Advanced VLSI Processing"	Steven A. Henck <i>Texas Instruments</i>
10:15	Coffee Break	
10:30	"Wet Cleaning Technology for High Integrity Gate Oxides"	Marc Heyns <i>IMEC</i>
12:00	Lunch	
13:15	"Detection and Analysis of Particles on Silicon Wafers"	Takeshi Hattori <i>Sony</i>
14:45	Coffee Break	
15:00	"Verification and Failure Analysis of the Device Chip"	Kiyoshi Nikawa <i>NEC</i>
16:30	Conclusion of Workshop	

- Session 1 : Welcome and Plenary Session**
 Chairpersons: M. Fukuma NEC
 R. A. Chapman Texas Instruments
- Session 2 : Novel Characteristics of Hot Carrier Aging**
 Chairpersons: E. Takeda Hitachi
 J. Woo UCLA
- Session 3A: Next Generation DRAM Structures and Operation [Shunju I]**
 Chairpersons: C.-G. Hwang Samsung Electronics
 R. Reif MIT
- Session 3B: SOI and TFT [Shunju II]**
 Chairpersons: M. Inuishi Mitsubishi Electric
 E. Castel National Semiconductor
- Session 4A: Device Physics for Deep Submicron MOSFETs [Shunju I]**
 Chairpersons: T. Kobayashi NTT
 Y. Taur IBM
- Session 4B: Novel Dielectric Films [Shunju II]**
 Chairpersons: E. Suzuki Electrotechnical Lab.
 B. Siu Intel
- Session 5A: Non-Volatile Memory I [Shunju I]**
 Chairpersons: S. Kimura Hitachi
 K. Y. Chiu Hewlett-Packard
- Session 5B: Bipolar Technology I [Shunju II]**
 Chairpersons: K. Terada NEC
 A. Sinha Applied Materials
- Session 6A: Next Generation SRAM Structures and Operation [Shunju I]**
 Chairpersons: J. Kudo Sharp
 H. Muller Siemens AG
- Session 6B: Bipolar Technology II [Shunju II]**
 Chairpersons: A. Kayanuma Sony
 T. Alvarez Cypress Semiconductor
- Session 7A: Non-Volatile Memory II [Shunju I]**
 Chairpersons: K. Yoshikawa Toshiba
 J. R. Yeargain Motorola
- Session 7B: Sub $1/4\ \mu\text{m}$ MOSFETs [Shunju II]**
 Chairpersons: M. Kakumu Toshiba
 B. Zetterlund DEC
- Session 8A: Process Technology for Deep Submicron MOSFETs [Shunju I]**
 Chairpersons: S. Kawamura Fujitsu
 W. White Hughes Aircraft

**Session 8B: Surface Preparation for Deep Submicron Devices
[Shunju II]**

Chairpersons:	R. Tsai	TSMC
	G. Declerck	IMEC

Session 9 : Advanced Interconnect Technology

Chairpersons:	K. Yoneda	Sanyo Electric
	R. Liu	AT&T Bell Labs.

Session 10: Manufacturing Science and Concurrent Engineering

Chairpersons:	H. Onoda	Oki Electric
	M. Moslehi	Texas Instruments

Session 11: Isolation for Deep Submicron and High Performance VLSIs

Chairpersons:	T. Shibata	Tohoku Univ.
	K. Saraswat	Stanford Univ.

Session 12: Advanced High Resolution Patterning

Chairpersons:	M. Sasago	Matsushita Electric
	J. R. Abernathey	IBM

CONTENTS

VLSI Technology Workshop on Inspection and Analysis Technologies for Scaled Down Devices... xiii

Session 1: Welcome and Plenary Session

1-2	Process Innovation for Future Semiconductor Industry (Invited)	M. Ogirima	1
1-3	Microprocessor Evolution and Technology Impact (Invited)	C. Barrett	7

Session 2: Novel Characteristics of Hot Carrier Aging

2-1	The Effects of Hot Carriers Generation on the Operation of Neighboring Devices and Circuits	K. Sakui, S. S. Wong and B. A. Wooley	11
2-2	A New Insight into Correlation between DC and AC Hot-Carrier Degradation of MOS Devices	K. N. Quader, P. K. Ko and C. Hu	13
2-3	Hot-Electron Trapping Activation Energy under Mechanical Stress	A. Hamada and E. Takeda	15

Session 3A: Next Generation DRAM Structures and Operation [Shunju I]

3A-1	A Novel Stacked Capacitor with Porous-Si Electrodes for High Density DRAMs	H. Watanabe, I. Honma, S. Ohnishi and H. Kitajima	17
3A-2	A Straight-Line-Trench Isolation and Trench-Gate Transistor (SLIT) Cell for Giga-bit DRAMs	M. Sakao, Y. Takaishi, K. Kajiyama, K. Akimoto, S. Oguro, S. Shishiguchi and S. Ohya	19
3A-3	A Surrounding Gate Transistor (SGT) Gain Cell for Ultra High Density DRAMs	M. Terauchi, A. Nitayama, F. Horiguchi and F. Masuoka	21
3A-4	Super-Low-Voltage Operation of a Semi-Static Complementary Gain DRAM Memory Cell	S. Shukuri, T. Kure, H. Kume and T. Nishida	23

Session 3B: SOI and TFT [Shunju II]

3B-1	A High-Performance Ultra-Thin Quarter-Micron CMOS/SIMOX Technology	T. Ohno, Y. Kado, M. Harada and T. Tsuchiya	25
3B-2	A Room Temperature 0.1 μ m CMOS on SOI	G. G. Shahidi, C. Blair, K. Beyer, T. Bucelot, T. Buti, P. N. Chang, S. Chu, P. Coane, J. Comfort, B. Davari, R. Dennard, S. Furkay, H. Hovel, J. Johnson, D. Klaus, K. Kiewtniack, R. Logan, T. Lii, P. A. McFarland, N. Mazzeo, D. Moy, S. Neely, T. Ning, M. Rodriguez, D. Sadana, S. Stiffler, J. Sun, F. Swell and J. Warnock	27
3B-3	Negative Bias Temperature Instability in Poly-Si TFTs	S. Maeda, S. Maegawa, T. Ipposhi, H. Nishimura, T. Ichiki, J. Mitsuhashi, M. Ashida, T. Muragishi and T. Nishimura	29
3B-4	Drain Current Variation Caused by Grain Boundaries in Polysilicon TFTs	H. Ikeuchi, K. Hamada, N. Nishio, T. Iizuka and T. Ohta	31

Session 4A: Device Physics for Deep Submicron MOSFETs [Shunju I]

4A-1	A New Scaling Methodology for the 0.1–0.025 μ m MOSFET	33
 C. Fiegna, H. Iwai, T. Wada, T. Saito, E. Sangiorgi and B. Riccò	
4A-2	Experimental Study of Electron Heating in 0.1- μ m n-MOSFET's	35
 M. Dutoit, J.-P. Miéville, Z. M. Shi, N. Revil and S. Cristoloveanu	
4A-3	Effects of the Velocity-Saturated Region on MOSFET Scaling	37
 K. Takeuchi and M. Fukuma	
4A-4	A New Capacitance Measurement Method for Lateral Diffusion Profiles in MOSFET's with Extremely Short Overlap Regions	39
 H. Uchida, Y. Kajita, K. Fukuda, J. Ida, N. Hirashita and K. Nishi	
4A-5	Experimental Study of Threshold Voltage Fluctuations Using an 8k MOSFET's Array	41
 T. Mizuno, J. Okamura and A. Toriumi	

Session 4B: Novel Dielectric Films [Shunju II]

4B-1	Oxide Breakdown Model for Very Low Voltages	43
 K. F. Schuegraf and C. Hu	
4B-2	Ta ₂ O ₅ /TiO ₂ Composite Films for High Density DRAM Capacitors	45
 K. W. Kwon, C. S. Kang, G. H. Choi, Y. B. Sun, S. T. Ahn, M. Y. Lee and J. G. Lee	
4B-3	Ultrathin Silicon Nitride Capacitors Fabricated by In Situ Rapid Thermal Multi-processing for 256 Mb DRAM Cells	47
 K. Ando, A. Yokozawa and A. Ishitani	
4B-4	A Novel Metal-Ferroelectric Insulator-Semiconductor (MFS) Capacitor Using PZT/SrTiO ₃ Layered Insulator	49
 K. Kashihara, T. Okudaira, H. Itoh, T. Higaki and H. Abe	
4B-5	Silicon Oxynitride Formation in Nitrous Oxide (N ₂ O): the Role of Nitric Oxide (NO)	51
 P. J. Tobin, Y. Okada, V. Lahkotia, S. A. Ajuria, W. A. Feil and R. I. Hegde	

Session 5A: Non-Volatile Memory I [Shunju I]

5A-1	A Novel Technology for Megabit Density, Low Power, High Speed, NVRAMs	53
 U. Sharma, M. Woo, H. Kirsch, J. Hayden and J. R. Yeargain	
5A-2	A Planar Type EEPROM Cell Structure by Standard CMOS Process and Applications	55
 K. Ohsaki and N. Asamoto	
5A-3	An Asymmetrical Offset Source/Drain Structure for Virtual Ground Array Flash Memory with DINOR Operation	57
 M. Ohi, A. Fukumoto, Y. Kunori, H. Onoda, N. Ajika, M. Hatanaka and H. Miyoshi	

Session 5B: Bipolar Technology I [Shunju II]

5B-1	An Ultra-Low Thermal-Budget SiGe-Base Bipolar Technology	59
 J. N. Burghartz, D. A. Grützmacher, T. O. Sedgwick, K. A. Jenkins, A. C. Megdanis, J. M. Cotte, D. Nguyen-Ngoc and S. S. Iyer	
5B-2	A SiGe-Base PNP ECL Circuit Technology	61
	D. L. Harame, J. H. Comfort, E. F. Crabbé, J. D. Cressler, J. D. Warnock, B. S. Meyerson, K. Y.-J. Hsu, J. Cotte, C. L. Stanis, J. M. C. Stork, J. Y.-C. Sun, D. A. Danner and P. D. Agnello	
5B-3	An SOI-Based High Performance Self-Aligned Bipolar Technology Featuring 20 ps Gate- Delay and a 8.6 fJ Power-Delay Product	63
 E. Bertagnolli, H. Klose, R. Mahnkopf, A. Felder, M. Kerber, M. Stolz, G. Schutte, H.-M. Rein and R. Köpl	

Session 6A: Next Generation SRAM Structures and Operation [Shunju I]

6A-1	A Low Cost, Microprocessor Compatible, 18.4 μ m ² , 6-T Bulk Cell Technology for High Speed SRAMs	M. Helm, W. Kavanaugh, B-K. Liew, C. Petti, A. Stolmeijer, M. Ben-tzur, J. Bornstein, J. Lilygren, W. Ting, P. Trammel, J. Allan, G. Gray, M. Hartranft, S. Radigan, J. K. Shanmugan and R. Shrivastava	65
6A-2	A 2V-Supply Voltage 16Mb SRAM Cell with Load-Lock-CVD Poly and DCS-WSix Technologies	A. Kawamura, S. Sato K. Hakozaki, M. Nakano, T. Tateyama, S. Hayashida, O. Yamazaki, S. Ohnishi, K. Iguchi, K. Uda and K. Sakiyama	67
6A-3	A Compact Memory Cell Using MGI-TFT's for 16-Mb SRAM and Beyond	O. Sakamoto, H. Kuriyama, M. Ashida, K. Yuzuriha, K. Tsutsumi, S. Maeda, T. Ipposhi, S. Maegawa, T. Nishimura, Y. Kohno and H. Miyoshi	69
6A-4	A 2.3 μ m ² , Single-Bit-Line SRAM Cell with High Soft-Error-Immune Structure	T. Yamanaka, K. Ueda, N. Ohki, N. Hashimoto, T. Hashimoto, A. Shimizu, H. Ishida, T. Nishida, T. Kure, K. Takasugi, K. Sasaki, E. Takeda and T. Nagano	71

Session 6B: Bipolar Technology II [Shunju II]

6B-1	A Low-Stress Trench Isolation Structure and Its Electrical Characteristics of Sub 20 ps High-Speed ECL	S. Matsuda, N. Itoh, H. Nakajima, K. Inou, T. Iinuma, C. Yoshino, Y. Tsuboi, Y. Katsumata, H. Iwai and H. Hara	73
6B-2	High Performance Complementary Bipolar Technology	J. Warnock, J. D. Cressler, J. Burghartz, D. Hareme, K. Jenkins and C. T. Chuang	75
6B-3	A High-Speed Low Process Complexity Quarter-Micron BiCMOS Technology	A. Fukami, Y. Onose, M. Minami, N. Matsuzaki, K. Shoji, A. Watanabe, T. Nagano, T. Nishida and S. Tachibana	77
6B-4	New Mechanism for Bipolar Degradation in Sub-Micron BiCMOS	J. Bude and I. C. Kizilyalli	79

Session 7A: Non-Volatile Memory II [Shunju I]

7A-1	Suppressing Flash EEPROM Erase Leakage with Negative Gate Bias and LDD Erase Junction	H.-J. Wann, S. A. Parke, P. K. Ko and C. Hu	81
7A-2	Erratic Erase in ETOX TM Flash Memory Array	T. C. Ong, A. Fazio, N. Mielke, S. Pan, N. Righos, G. Atwood and S. Lai	83
7A-3	ONO Interpoly Dielectric Scaling Limit for Non-volatile Memory Devices	Y. Yamaguchi, E. Sakagami, N. Arai, M. Sato, E. Kamiya, K. Yoshikawa, H. Meguro, H. Tsunoda and S. Mori	85
7A-4	A Ferroelectric Thin Film Technology for Low-Voltage Nonvolatile Memory	R. Moazzami, P. D. Maniar, R. E. Jones, Jr., A. C. Campbell and C. J. Mogab	87

Session 7B: Sub 1/4 μ m MOSFETs [Shunju II]

7B-1	Design Methodology of Deep Submicron CMOS Devices for 1V Operation	H. Oyamatsu, M. Kinugawa and M. Kakumu	89
7B-2	High Performance 0.1 μ m nMOSFET's with 10 ps/stage Delay (85K) at 1.5 V Power Supply	Y. Mii, S. Rishton, Y. Taur, D. Kern, T. Lii, K. Lee, K. Jenkins, D. Quinlan, T. Brown Jr., D. Danner, F. Sewell and M. Polcari	91

7B-3	A High Performance 0.15 μ m CMOS	
 G. G. Shahidi, J. Warnock, A. Acovic, P. Agnello, C. Blair, T. Bucelot, A. Burghartz, E. Crabbe, J. Cressler, P. Coane, J. Comfort, B. Davari, S. Fischer, E. Ganin, S. Gittleman, K. Jenkins, D. Klaus, K. Kiewtniak, T. Lii, P. A. McFarland, T. Ning, M. Polcari, S. Subbana, J. Y. Sun, D. Sunderland, A. C. Warren and C. Wong	93
7B-4	Sub-1/4 μ m Dual Gate CMOS Technology Using in Situ Doped Polysilicons for N and PMOS Gates	
 Y. Okazaki, H. Inokawa, T. Kobayashi, M. Miyake, T. Morimoto and T. Matsuda	95

Session 8A: Process Technology for Deep Submicron MOSFETs [Shunju I]

8A-1	Sub-Quarter-Micron PMOSFETs with Shallow Source and Drain Formed by Rapid Vapor- Phase Doping (RVD)	
 Y. Kiyota, T. Nakamura and T. Inada	97
8A-2	Ultra-Shallow Buried-Channel P-MOSFET with Extremely High Transconductance	
 T. Yoshitomi, M. Saito, H. Oguma, Y. Akasaka, M. Ono, H. Nii, Y. Ushiku, H. Iwai and H. Hara	99
8A-3	Rapid Thermal Processing for Sub-Half-Micron CMOS IC Manufacturing	
 M. M. Moslehi, R. A. Chapman, L. Velo, J. Kuehne, A. Paranjpe, C. Schaper, S. Huang, H. Najm, T. Breedijk, D. Yin and C. Davis	101
8A-4	A Novel Low Resistance Salicide Technology (SWAN) for Quarter-Micron CMOS	
 Y. Matsubara, M. Sekine, N. Nishio, T. Shinmura, K. Noguchi, T. Horiuchi, Y. Yamada and T. Kitano	103
8A-5	A Novel TiSi ₂ /TiN Clad Local Interconnect Technology	
 S.-P. Jeng, J. A. West and D. Wyke	105

Session 8B: Surface Preparation for Deep Submicron Devices [Shunju II]

8B-1	Ecologically-Safe Ionized Water Treatment for Wafer Processing	
 H. Aoki, M. Nakamori, N. Aoto and E. Ikawa	107
8B-2	Insitu Pyrochemical Wafer Cleaning for Furnace Processing	
 B.-Y. Nguyen, Y. Limb, P. J. Tobin, G. Huffman, C. Kouba, S. Gonzales and L. La	109
8B-3	Strategy for Gate-Oxide Yield Improvement on Cz and EPI Wafers	
 P. W. Mertens, H. F. Schmidt, M. Meuris, S. Verhaverbeke, D. Graef, K. Dillenbeck, S. S. Salem and M. M. Heyns	111
8B-4	A pH Controlled Chemical Mechanical Polishing Method for Ultra-Thin Bonded SOI Wafer	
 F. Sugimoto, H. Horie, Y. Arimoto and T. Ito	113
8B-5	A Manufacturable Chemical-Mechanical Polish Technology with a Novel Low-Permittivity Stop-Layer for Oxide Polishing	
 S. Poon, A. Gelatos, A. H. Perera and M. Hoffman	115

Rump Sessions

R-1	Low Cost Processes (A Vision for Gigabit Manufacturing Toward 2000)	
 T. Ohmi and K. Saraswat	117
R-2	Global Planarization (Flow vs. CMP)	
 K. Tsukamoto and F. Pintchovski	118
R-3	Surface Control for ULSIs (Atomic Order Planarization of Si Surfaces)	
 N. Yabumoto and A. Sinha	118
R-4	Deep Sub-Micron CMOS (0.1 μ m CMOS: RT or Cryo-, 0.25 μ m pMOS: Buried or Surface Channel?)	
 M. Kakumu and B. Zetterlund	119
R-5	Future Technology Driver: DRAM or High Speed Logic? ...	
 C. G. Hwang and J. Abernathey	120

Session 9: Advanced Interconnect Technology

9-1	Planarized Silver Interconnect Technology with a Ti Self-Passivation Technique for Deep Sub-Micron ULSIs	121
 Y. Ushiku, H. Ono, T. Iijima, N. Ninomiya, A. Nishiyama, H. Iwai and H. Hara	
9-2	CVD of Copper from a Cu^{+1} Precursor and Water Vapor and Formation of TiN-Encapsulated Submicron Copper Interconnects by Chemical-Mechanical Polishing	123
 A. V. Gelatos, S. Poon, R. Marsh, C. J. Mogab and M. Thompson	
9-3	The Characteristics of Blanket Copper CVD for Deep Submicron via Filling	125
 N. Awaya and Y. Arita	
9-4	A Superior TiN/TiSi ₂ Barrier Layer by Using Sputter Deposition from a TiN _{0.4} Alloy Target and Subsequent RTN	127
 H. Nakamura, K. Fushimi, Y. Sakaya, T. Ajioka, A. Hiraki and K. Kubota	
9-5	Improved Interconnect Yield through Surface Control by Silylation (SCS) Method	129
 K. Yano, M. Yamanaka, Y. Terai, T. Sugiyama, M. Kubota, M. Endo and N. Nomura	

Session 10: Manufacturing Science and Concurrent Engineering

10-1	Programmable Factory for Adaptable IC Manufacturing	131
 K. C. Saraswat, S. C. Wood, J. D. Plummer and P. Losleben	
10-2	Performance Evaluation of Adaptable Manufacturing Systems for Semiconductor IC Production	133
 S. C. Wood and K. C. Saraswat	
10-3	Nondestructive Multilevel Interconnect Parameter Characterization for High-Performance Manufacturable VLSI Technologies	135
 K.-J. Chang, S.-Y. Oh, N. H. Chang, L. Mui, S. Peng, K. Young and P. Raje	

Session 11: Isolation for Deep Submicron and High Performance VLSIs

11-1	Double Trench Isolation (DTI): A Novel Isolation Technology for Deep-Submicron Silicon Devices	137
 T. Park, S. T. Ahn, Y. G. Kim, J. K. Lee, M. Y. Lee and J. G. Lee	
11-2	Nitride-Clad LOCOS Isolation for 0.25 μm CMOS	139
 J. R. Pfister, P. U. Kenkare, R. Subrahmanyam, J.-H. Lin and P. Crabtree	
11-3	An Integrated Isolation/Gate Process for Sub-Quarter Micron Technologies	141
 A. Kamgar, S. J. Hillenius, M. R. Baker, S. Nakahara, C. P. Chang, C.-C. Fu, L. B. Fritzinger and L. Giniacki	
11-4	SPIRIT - A Bipolar/BiCMOS Isolation Technology for High-Performance VLSI	143
 J. N. Burghartz, A. O. Cifuentes, J. Warnock, R. C. McIntosh, C. L. Stanis, J. D. Cressler, J. Y.-C. Sun, J. H. Comfort and K. A. Jenkins	

Session 12: Advanced High Resolution Patterning

12-1	New Technologies of KrF Excimer Laser Lithography System in 0.25 Micron Complex Circuit Patterns	145
 T. Matsuo, K. Yamashita, M. Endo, K. Hashimoto, T. Koizumi, A. Katsuyama, M. Sasago and N. Nomura	
12-2	Direct Formation of Silicon Dioxide Mask Using a Novel Radiation-Sensitive Spin-on-Glass	147
 M. Sakata, T. Ito, A. Endo, H. Jinbo and I. Ashida	

12-3	Molecular-Scale Models for Simulation of Nanometer Lithography with Application to a Negative Chemical Amplification Resist	
 E. W. Scheckler, T. Ogawa, T. Yoshimura, S. Shukuri and E. Takeda	149
12-4	Lissajous Electron Plasma Etching for Sub-half Micron LSI	
 M. Ohkuni, M. Kubota, I. Nakayama, K. Eriguchi, T. Tamaki, K. Harafuji, N. Nomura and S. Sivaram	151
12-5	Damageless H ₂ O/SiH ₄ Plasma-CVD for Gate SiO ₂	
 T. Kato, Y. Furumura and H. Tsuchikawa	153
Author Index		155

Process Innovation for Future Semiconductor Industry

M. OGIRIMA

Device Development Center, Hitachi, Ltd.,

Ome-shi, Imai 2326, Tokyo, Japan

Abstract

During the last few years, the semiconductor industry has been gradually deviating from its traditional course. This change seems to be due to the diversification of market needs and to technical difficulties. To break through to future technological generations, new device and process concepts must be introduced. This paper discusses several innovative processes for future developments in the semiconductor industry. It suggests that material innovation is important for simplifying device structure and lowering costs.

I. Introduction

Over the last two decades the semiconductor industry has made a remarkable progress supported by the development of semiconductor technologies. During this period, the integration of memory LSIs have increased by 4 times per generation and feature sizes have decreased by 0.7 times exactly followed a simple curve. But below $\sim 1.0 \mu\text{m}$ feature sizes (1Mb- 4Mb DRAMs), the simple trend has gradually changed. This change indicates that the trend in chip price (constant, π -rule) has slowed down to a bi-rule. This might be the symptom of the slow-down in the progress of semiconductor technologies. So far, for the purpose of keeping this trend, many basic technologies have been investigated and many kinds of new technologies have been introduced for every generation.

In this sense, the new technologies introduced have been becoming more difficult generation by generation. Especially the technology transfer from research and development to production has been becoming more difficult because of the loss of margin.

On the other hand, needs from a system side have diversified and usual high integration-low cost alone can not keep up with the trend. These trends force the semiconductor industry to change its development strategy.

In the above context, this paper describes the expected innovations of process and material technologies which are necessary for future semiconductor industry. The selected items are

- Device trends
- Fine patterning technology
- Substrate engineering
- Simplified multi-level metallization
- Challenge to low-cost process

II. Device development trends and scaling strategies

The history of the development of LSI process technologies has been going along the same way as that of fine patterning technology. Fine patterning brings LSIs large integration and low-cost as well as high performance. Advanced process technologies which were developed for DRAM as a process driver have been applied step-by-step to many other devices such as microcomputers, ASICs and analog LSIs. But in the sub micron regime, the above trend has changed slightly. Finer patterning accompanies with process complexity, higher cost, and the slow down of bit cost improvement which used to go down to 1/4 every generation. Also large integration decreases flexibility of IC application and lowers the capability of response to the needs of market diversification. Beyond the 4Mb DRAMs generation, system needs cannot keep pace with technology development speed, which slows down the build-up of DRAM market. That is, the LSI market has been changing from a needs-driven one to a technology-driven one.

On the other hand, the system trend is heading towards "down-sizing" and "needs diversification". The macro-trend of system needs for LSIs are

- Small size, value-added
- Low-voltage, low-power-dissipation
- Large chip size/large integration
- High speed
- Low cost

Without a scaling effect, it is very difficult to satisfy these requirements, and in future, scaling will be one of the most important problem for system LSIs.

User's requirements for the memories have become more diversified, such as byte-wide, synchronous high-speed DRAMs, flashEEPROMs and FRAMs, which need a variety of process and device technologies. In the sub-micron age, the prolonged DRAM generation (3~5years/generation) and difficulties with fine patterning have led to reconsideration of the traditional scaling factor (~ 0.65 /generation). That is, the traditional generation of 3years has been divided into two or three steps, "step-by-step scaling". DRAMs of three or four generations coexist in a market at any time, and the original 4Mb DRAM ($0.8 \mu\text{m}$ -rule) is scaled down stepwise to $0.7 \mu\text{m}$ to $0.6 \mu\text{m}$ and $0.5 \mu\text{m}$.

At the last step, the older generation DRAM (4Mb) is produced using the newer generation (16Mb) technology (cut down version). This tendency is more conspicuous for logic LSI, and the progress of process technologies and design of logic LSI proceeds simultaneously-the age of concurrent engineering.

In the above background, close attention must be paid

for making development schedule of device and process technologies.

III. Macroscopic prospects of process technologies

Development scheme of process technology should be considered for long-term, middle-term, and short-term. In this paper, middle- and long-term prospects are mainly concerned.

In order to improve LSI performances, miniaturization is one of the most important technologies now and still in near future. However in the age of 16Mb DRAMs ($0.5\ \mu\text{m}$), the limit of process technologies with scaling has been tangible gradually. Indeed, in a laboratory, devices with $0.1\ \mu\text{m}$ rule are feasible, and 256Mb DRAM chips have been announced at conferences. Also, high-speed devices have shown remarkable progress such as silicon bipolar/CMOS devices of $t_{pd} < 20\text{ps}$.

But, because of the complexity of device structure, process margin is decreasing in the age of deep-sub micron, and yields are decreasing in the stage of mass production. For DRAMs from the generation of 1Mb, bit redundancy technology has been introduced, and as a result apparent yield of 4Mb is almost the same as 1Mb, though net yield obviously decreases, as indicated in Fig. 1. This tendency is thought to be due to the defect density and also to the decrease in process margin caused by the complexity of device structure and miniaturization.

Table 1, lists important problems in device and process technologies and feasible solutions. Improving the traditional technologies is not the best solution, and drastic changes in materials may be necessary. In the past, materials changes have included, such as Al-gate \rightarrow Si-gate, Al wiring \rightarrow silicide ($\text{WSi}_2/\text{MoSi}_2$ etc.) \rightarrow W, and $\text{SiO}_2 \rightarrow \text{Si}_3\text{N}_4$. These materials breakthrough have uprooted the progress of the semiconductor industry. In the future, such materials innovations will be more and more important.

IV. Advanced Process technologies

4.1 Fine-Patterning Technology

As mentioned in Section I, the most important technology for improving LSI performance is still fine patterning. Although photolithography has been used for LSI production down to the $0.5\ \mu\text{m}$ era, it is gradually becoming difficult to keep resolution as the pattern size approaches the wavelength of the ultraviolet light source. New technologies have been introduced every generation to improve resolution, and the life of photolithography has been repeatedly prolonged. For example, for 64Mb DRAMs ($0.3\text{--}0.4\ \mu\text{m}$), new technologies such as phase-shift mask and off-axis exposure promise to keep fine resolution. Another approach is a new light source, and excimer lasers are considered to be most promising. There are three methods for raising the resolution of photo-lithography; shortening wavelength λ , increasing the numerical aperture (NA) of the lens, and improving process parameters as indicated Fig. 2. For lithography technology there is a trade-off between resolution and depth of focus (DOF), which is a very important factor. Therefore, fine patterning technology strongly depends on the other process technologies such as planarization.

Figure 3 shows a feasible lithography scheme for 1Gb DRAMs ($0.15\ \mu\text{m}$) taking all above improvements into consideration. Applying all these technologies to production will require improvements in other parameters such as alignment accuracy while maintaining process margins.

A cost analysis for these new technologies is also given in Fig. 3. This shows that fine patterning down to the $0.2\ \mu\text{m}$ generation can be achieved using ultraviolet light, and beyond $0.2\ \mu\text{m}$ new light sources such as electron beam and X-ray will be needed. The success or failure of X-ray lithography is thought to depend on the reduction optical system (reduction mirror) and strong X-ray source (Synchrotron Orbital Radiation).

Resist materials are also an important factor, and higher performance materials than the current chemical-amplification types are needed for quarter-micron lithography.

From the viewpoint of fine patterning, dry etching is very important as well as lithography. The problems of dry etching are

- Control of pattern size ($\sim 1/10$ of minimum pattern size),
- Etching of new materials (high ϵ dielectrics, copper etc.),
- Sequential etching of multi-layered films,
- Selectivity,
- Etching rate uniformity of large diameter wafers.

So far, dry etching technologies are somewhat empirical and the plasma field cannot be completely controlled. More fundamental research and development of plasma physics are needed to solve the listed problems. The key factors of plasma physics are plasma density, ion energy, the issues in electric and magnetic fields, ion impinging angle, radical density and so on. The important point is how to control these parameters by reactor and system design.

4.2 Capacitor Technology

In the deep-sub micron regime, the main problem in miniaturizing DRAMs is related to the capacitors. The capacitance required for 256Kb \sim 1Mb DRAMs can be achieved with planar-type capacitor. For the 4Mb generation trench, STC, and fin-type capacitor cell have been proposed as listed in Fig. 4. The 64Mb DRAMs will require very complicated and sophisticated structures for the capacitor cells. All the proposed designs are three-dimensional and the difficulty and number of process-steps are close to limit. The complexity of the cell structure is due to the thin dielectric materials ($\text{SiO}_2/\text{Si}_3\text{N}_4$) which must be very reliable while having a low dielectric constant (ϵ). Breaking through the limit definitely requires some new dielectric (high ϵ) materials for capacitor cells.

The required capacitance of about 30fF for 256Mb DRAMs cannot be achieved using Ta_2O_5 for planar-like cell structures, and higher ϵ materials such as SrTiO_3 will be necessary. Usually the ϵ value of a thin film material is lower than that of the bulk material, and some margin of the ϵ value is needed for practical use.

Despite the intense R&D of the high ϵ materials for DRAM capacitors, many problems still remain unsolved for the film deposition process (CVD, sputtering), cell structure, stoichiometric control, and dielectric break-down, etc. Among these factors, break-down voltage (V)

is critical because of the relation, $\epsilon \times V = \text{constant}$. It does not make sense to combine high ϵ materials with a trench/fin structure to solve cell complexity and cost problem. New dielectrics ($\epsilon > 100$) will be needed for the 256Mb generation.

4.3 Metallization Technology

Multi-layer metallization will be indispensable for system on-chip or high-speed design. Even now, 4-6 metal layers are used for high-speed bipolar LSI and CMOS/ASICs. The problems in multi-layer metallization are

- Planarization of the device (diffusion) layer and metallization layer,
 - Refilling via-holes and contact-holes having high aspect ratios,
 - New metallization materials (migration-immunity, easy-patterning, deposition process, adhesion properties),
- Planarization is required for a DOF margin in lithography process, a dry-etch margin of metal layers and reduced capacitance between the metal layers. The projected future development for planarization is indicated schematically in Fig. 5. Device layers can be planarized by (B) PSG reflow and inter-metal layers by SOG film/CVD films with metal via-hole refilling. In this case, the problem is step difference between the memory area and logic area (absolute step-high) and also the space between metal wiring lines.

In general, planarization is easier for narrow lines/spaces than for wide ones, so some dummy patterns should be added for wide ones during the chip design. One advanced planarization technology that has been proposed is CMP (Chemical-Mechanical Polishing). This method is very simple and is thought to be effective for some devices, but might be unsuitable for conventional semiconductor process lines. It is effective for planarizing wide areas (global planarization) and refilling via-holes. It might also be effective for patterning some metal layer such as Cu or Au which are difficult to dry-etch.

Metallization of high aspect-ratio via-holes and contact holes was achieved by CVD-W refill (selective deposition or blanket/etching back) in the $0.5 \mu\text{m}$ age. New methods such as Al-reflow and collimated sputtering may improve step coverage.

The main problems with metallization materials are related to the guaranteed electro/stress migration immunity. Higher step coverage has been achieved using refractory metals (W/WSi₂, MoSi₂) which can be deposited by CVD. Good electromigration immunity has been achieved using TiW (TiN) or W/Al(Cu-Si)/TiW(TiN) or W multi-layered metallization for half- μm devices, but these metal wiring systems are not inherently suitable for electromigration. The limit of electromigration immunity is estimated to be $1 \times 10^6 \text{ A/cm}^2$, so finer metal patterns will need Cu or Au, which are hard to pattern by dry etching. In this case, new patterning technologies such as ion-milling or CMP may be necessary.

In any case, higher integration increases the burden on metallization technology, and it will become vital to simplify the metallization processes to reduce the cost of LSI chips. Basically, it is very important to planarize diffused layers and to process all the layers in the same manner and sequentially in the same equipment.

4.4 Substrate Technology

The quality of bulk silicon substrate has been improved in many ways such as flatness (LTV/TTV), periphery treatment, control of oxygen (carbon) content and defect density. The higher device performance needs the use of SOI substrates. SOS (silicon on sapphire) has not yet attained practical use because of crystalline defects. It needs greater effort to apply SOI (Silicon on Insulator) to the half- μm regime, in order to break through problems such as α -particle immunity and switching speed limit. Two methods proposed for making SOI are SIMOX and a bonded wafer. Both methods can form thin silicon layers less than $0.5 \mu\text{m}$ thick. Both have advantages and disadvantages related to film thickness uniformity, warpage, and wafer cost. SIMOX substrates suffer from heavy-metal contamination and crystalline defects.

Although devices fabricated on SOI substrates have some problems with hot-carrier immunity, source/drain break-down voltage, and heat diffusion, device performances have greatly improved;

- reduced α -particle noise
- improved switching speed (especially at low-voltage operation),
- less process steps.

Besides SOI, high-energy ion implantation might be applied to conventional process technology to reduce the cost of devices.

4.5 Reduction of Process Cost

One of the most serious problems for continuous growth of semiconductor industries is cost. To take DRAM as an example, it is well known that the bit cost of DRAMs (and SRAMs) has been reduced to 1/4 every generation, known as the π -rule, has shifted to bi-rule recently. There are many factors in costs, (1)chip area ($\times 1.4/\text{generation}$), (2)process steps ($\times 1.3/\text{generation}$), (3)equipment cost/throughput, (4)development cost ($\times 1.5/\text{generation}$), (5)yield, etc. So far, the increase in chip area has been compensated for by an increase in wafer diameter. The other factors are not dependent on wafer diameter and must be recovered by other measures.

The investment for process equipment has increased by 1.8~2 times every generation and is expected to be one billion dollars to produce two million 64Mb chips per month excluding the clean rooms. (Fig. 6) The development of complex and large-scale chips takes a huge amount of human resources and facilities. Even one breakthrough requires investigating numerous possibilities.

Net probe yields have steadily declined since 1Mb DRAM generation, although gross yields have kept almost constant due to the use of redundancy circuits. (Fig. 1) This is the warning that semiconductor process technologies have entered danger zone. For the deep sub- μm generation to be possible the yield problem must be solved especially for logic devices. The two major causes of low yield are reduced process margin and contamination including particles.

Measures devised to deal with above-mentioned five factors of rising costs are listed in Table 2. Among these, ultra-clean technology for better yield and cheaper process equipment must be reconsidered from scratch. Especially, reducing the particle contamination in process equipment and controlling surface contamination directly