

# SBCCI2001


14th SYMPOSIUM ON INTEGRATED  
CIRCUITS AND SYSTEMS DESIGN



Pirenópolis, GO, BRAZIL  
10-15 September 2001



IFIP  
WG10.5



Proceedings



001788

---

14<sup>th</sup> Symposium on

---

**Integrated Circuits and Systems Design**

---

10-15 September 2001 – Pirenópolis, Brazil

*Edited by*

Ricardo Jacobi, Antonio Ferrari and Luigi Carro

*Sponsored by*




SBC – Brazilian Computer Society

*Co-Sponsored by*

IFIP WG10.5 - International Federation for  
Information Processing

SBMicro - Brazilian Microelectronics Society




*Supported by*  
Capes, CNPq



*In Cooperation with*  
ACM Sigda



*Organized by*  
University of Brasilia (UnB)



*Los Alamitos, California*

Washington • Brussels • Tokyo

---

Copyright © 2001 by The Institute of Electrical and Electronics Engineers, Inc.  
All rights reserved

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

*The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.*

IEEE Computer Society Order Number PR01333

ISBN 0-7695-1333-6

ISBN 0-7695-1333-4(case)

ISBN 0-7695-1335-2(microfiche)

Library of Congress 2001093975

*Additional copies may be ordered from:*

IEEE Computer Society  
Customer Service Center  
10662 Los Vaqueros Circle  
P.O. Box 3014  
Los Alamitos, CA 90720-1314  
Tel: + 1 714 821 8380  
Fax: + 1 714 821 4641  
<http://computer.org/>  
[csbooks@computer.org](mailto:csbooks@computer.org)

IEEE Service Center  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331  
Tel: + 1 732 981 0060  
Fax: + 1 732 981 9667  
[http://shop.ieee.org/store/](http://shop.ieee.org/store/customer-service@ieee.org)  
[customer-service@ieee.org](mailto:customer-service@ieee.org)


IEEE Computer Society  
Asia/Pacific Office  
Watanabe Bldg., 1-4-2  
Minami-Aoyama  
Minato-ku, Tokyo 107-0062  
JAPAN  
Tel: + 81 3 3408 3118  
Fax: + 81 3 3408 3553  
[tokyo.ofc@computer.org](mailto:tokyo.ofc@computer.org)

Editorial production by Frances M. Titsworth

Cover art design by Ricardo Reis

Cover art production by Joseph Daigle/Studio Productions

Printed in the United States of America by The Printing House



# Foreword

---

On behalf of the SBCCI 2001 Organizing Committee and Program Committee, we wish you a warm welcome to Pirenópolis for the 14th Symposium on Integrated Circuits and Systems Design. For the first time it is held jointly with SBMicro 2001, the International Conference on Microelectronics and Packaging and the SBAC 2001, the Brazilian Symposium on Computer Architecture. We wish you a productive and agreeable interaction with participants of those events. SBCCI is a well established event that is now 18 years old. The first event was held in 1983 in Porto Alegre and since then traveled around the country, being located in Porto Alegre, Gramado, Rio de Janeiro, Ouro Preto, Jaguariúna, Recife, Buzios, Natal, and Manaus. Next year the event will be back to Porto Alegre. The Program Committee relied on several colleagues from many different countries and continents, which contributes to the high quality of the program and consolidates its international character. We had this year 37 papers accepted for presentation in 10 sessions: Embedded Systems, Rapid Prototyping, Formal Methods, Codesign, Cad & Test, Digital Design I, Digital Design II, Analog Design, Low-Power and Low-Voltage, and Physical Design. Besides the technical sessions there will be international tutorials, panels and, for the first time, a User Forum with special emphasis on student participation. Moreover, this year, for the first time, SBCCI occurs in cooperation with ACM Sigda. We would like to thank our sponsor, the Brazilian Computer Society, and the cosponsors, the International Federation for Information Processing – IFIP WG 10.5 – and the Brazilian Microelectronics Society, as well as all colleagues that contributed to the success of this initiative. This year SBCCI takes place in the Brazilian Cerrado, well known for its beautiful landscapes and nice weather. We wish you an excellent and fruitful week in Pirenópolis.

**Ricardo Pezzuol Jacobi**  
*General Chair*

**Antônio Ferrari and Luigi Carro**  
*Program Committee Chairs*

# Conference Organizers

---

## **General Chair**

Ricardo Jacobi, *UnB, Brazil*

## **Program Chairs**

António Ferrari, *IEETA, Portugal*

Luigi Carro, *UFRGS, Brazil*

## **Publicity Chair**

Ricardo Reis, *UFRGS, Brazil*

## **Organizing Committee**

José Camargo, *UnB*

Alba Cristina Melo, *UnB*

Anésio Lelles, *UnB*

Maria Aparecida, *UnB*

Carlos Llanos Quinteiro, *IESB*

Maria Emília Walter, *UnB*

Marie Honda, *UnB*

## **Steering Committee**

Marcelo Lubaszewski, *UFRGS (chair)*

Edna Barros, *UFPE*

Ivan Saraiva Silva, *UFRN*

Ricardo Jacobi, *UnB*

Ricardo Reis, *UFRGS*

Vladimir Castro Alves, *UFRJ*

Wilhelmus Van Noije, *USP*

# Program Committee

---

- |  |  |
|--|--|
| Alex Orailoglu, <i>UC San Diego, USA</i>   | Luis Toledo, <i>UCC, AR</i>                        |
| Antonio Ferrari, <i>Univ. Aveiro, PT</i>   | Manfred Glesner, <i>TH Darmstadt, DE</i>           |
| Arlindo Oliveira, <i>IST, PT</i>           | Manoel Lois, <i>UFRJ, BR</i>                       |
| Armando Gomes, <i>Motorola, BR</i>         | Marcel Jacomet, <i>MicroLab I3S, CH</i>            |
| Bernard Courtois, <i>TIMA, FR</i>          | Marcelo Lubaszewski, <i>UFRGS, BR</i>              |
| Carlos Llanos, <i>UPIS, BR</i>             | Marius Strum, <i>USP, BR</i>                       |
| Carlos Montoro, <i>UFSC, BR</i>            | Martin Bolton, <i>STM, UK</i>                      |
| Daniel Gajski, <i>UC Irvine, USA</i>       | Masahiro Fujita, <i>Fujitsu, USA</i>               |
| David Deharbe, <i>UFRN, BR</i>             | Meryem Marzouki, <i>Univ. Paris VI, FR</i>         |
| Dominique Borriane, <i>IMAG, FR</i>        | Michel Renovell, <i>LIRMM, FR</i>                  |
| Edna Barros, <i>UFPE, BR</i>               | Oscar Calvo, <i>UBI, ES</i>                        |
| Erik Dagless, <i>Univ. Bristol, UK</i>     | Peter Cheung, <i>Imperial College, UK</i>          |
| Erik Jan Marinissen, <i>Philips, NL</i>    | Rajesh Gupta, <i>UC Irvine, USA</i>                |
| Ernani Randon, <i>Univ. S. Bolivar, VE</i> | Raoul Velazco, <i>IMAG, FR</i>                     |
| Eugenio Villar, <i>Univ. Cantabria, ES</i> | Raul Camposano, <i>Synopsis, USA</i>               |
| Fabian Vargas, <i>PUCRS, BR</i>            | Reinaldo Bergamaschi, <i>IBM, USA</i>              |
| Fernando Moraes, <i>PUCRS, BR</i>          | Reiner Hartenstein, <i>Univ. Kaiserslauten, DE</i> |
| Fernando Silveira, <i>IIE, UY</i>          | Ricardo Ferreira, <i>UFV, BR</i>                   |
| Franz Rammig, <i>Univ. Paderborn, DE</i>   | Ricardo Jacobi, <i>UnB, BR</i>                     |
| Ivan Saraiva, <i>UFRN, BR</i>              | Ricardo Reis, <i>UFRGS, BR</i>                     |
| Jose C. Monteiro, <i>IST, PT</i>           | Roman Hermida, <i>UCM, ES</i>                      |
| José da Mata, <i>UFMG, BR</i>              | Sergio Bampi, <i>UFRGS, BR</i>                     |
| Jose Luis Huertas, <i>CNM, ES</i>          | Syed Kamrul Islam, <i>Univ. Tennessee, USA</i>     |
| Juan Moreno, <i>Univ. Catalunya, ES</i>    | Valentino Liberali, <i>Univ. Pavia, Italy</i>      |
| Juergen Becker, <i>TH Darmstadt, DE</i>    | Victor Champac, <i>INAOEP, Mexico</i>              |
| Luigi Carro, <i>UFRGS, BR</i>              | Vladimir Castro Alves, <i>UFRJ, BR</i>             |
| Luis Miguel Silveira, <i>IST, PT</i>       | Yervant Zorian, <i>LogicVision, USA</i>            |

# Reviewers

---

Alex Orailoglu	Horacio Neto	Michel Renovell
Alfredo Olmos	Isabel Teixeira	Milagros Fernandez
Altamiro Suzim	Ivan Saraiva Silva	Oscar Calvo
Ana Freitas	Joao Paiva Cardoso	Pablo Petrashin
Andre Inacio Reis	John Hatfield	Peter Cheung
Antonio Ferrari	José Augusto Lima	Rajesh Gupta
Arlindo Oliveira	José C. Monteiro	Raoul Velazco
Armando Gomes	José Carlos Pedro	Raul Camposano
Bernard Courtois	José da Mata	Reinaldo Bergamaschi
Bernardo Kastrup	José Luis Cura	Reiner Hartenstein
Carlos Beltran	José Luis Huertas	Ricardo Ferreira
Carlos Llanos	José Machado da Silva	Ricardo Jacobi
Carlos Montoro	José Martins Ferreira	Ricardo Reis
Daniel Gajski	Juan Carlos Lopez	Roman Hermida
Dariusz Caban	Juan Moreno	Rui Aguiar
David Deharbe	Juergen Becker	Rui Escadas Martins
Dominique Borrione	Katzalin Olcoz	Rui Silva Martins
Edna Barros	Luigi Carro	Sergio Bampi
Erik Dagless	Luis Miguel Silveira	Sergio Cavalcante
Erik Jan Marinissen	Luis Toledo	Syed Kamrul Islam
Ernani Randon	Manfred Glesner	Valentino Liberali
Eugenio Villar	Manoel Eusébio Lima	Valery Sklyarov
Fabian Vargas	Manoel Lois	Victor Champac
Fernando Chavez	Manuel Medeiros Silva	Vladimir Castro Alves
Fernando Moraes	Marcel Jacomet	Walter Lancioni
Fernando Silveira	Marcelo Lubaszewski	Wang Jiang Chau
Franz Rammig	Marius Strum	Yervant Zorian
Gilson Inacio Wirth	Martin Bolton	Zein Juneidi
Heinz-Dieter Hummer	Masahiro Fujita	
Henrique Santos	Meryem Marzouki	



# Sponsoring Societies

---

## **Sponsor: Brazilian Computer Society**

### **Board of Directors**

**President:** Flávio Rech Wagner, *UFRGS*

**Vice-President:** Luiz Fernando Gomes Soares, *PUC-Rio*

**Director of Education:** Sergio Schneider, *UFU*

**Director of Events and Special Committees:** Dilma Menezes da Silva, *USP*

**Director of Publications:** Ricardo Anido, *Unicamp*

**Director of Regional Divisions:** Robert C. Burnett, *PUC-PR*

**Director of Marketing:** Geber Ramalho, *UFPE*

**Director of Special Programs:** Claudionor J. Coelho Jr., *UFMG*

**Director of Administration and Finances:** Taisy Weber, *UFRGS*

## **Co-Sponsor: International Federation of Information Processing-IFIP WG 10.5**

### **Board of Directors**

**President:** P. Bollerslev, *DK*

**Vice-President (Publications):** R. Aiken, *US*

**Vice-President (Finances):** J. Granado, *PT*

**Vice-President (Marketing):** W. Grafendorfer, *AT*

**Treasurer:** D. Khakhar, *SE*

**Secretary:** R. Johnson, *IND.M*

## **Co-Sponsor: Brazilian Microelectronics Society – SBMicro**

### **Board of Directors**

**President:** Renato Perez Ribas, *UFRGS*

**Vice-Presidente:** Galdenoro Botura Jr., *UNESP*

**Treasurer:** Patrick Verdonck, *USP*

**Secretary:** Luis Otavio Saraiva Ferreira, *LNLS*



# Table of Contents

## 14<sup>th</sup> Symposium on Integrated Circuits and Systems Design

Foreword .....	viii
Conference Organizers.....	ix
Program Committee .....	x
Reviewers.....	xi
Sponsoring Societies .....	xii

### Session 1 – Embedded Systems

Adaptive Systems-on-Chip: Architectures, Technologies and Applications.....	2
<i>J. Becker, T. Pionteck and M. Glesner</i>	
System-Level Object-Orientation in the Specification and Validation of Embedded Systems.....	8
<i>J. Fernandes and R. Machado</i>	
Communication Architectures for System-on-Chip .....	14
<i>M. Kreutz, L. Carro, C. Zeferino, and A. Susin</i>	
Design of Functional Blocks for a Speech Recognition Portable System .....	20
<i>J. Gómes-Cipriano, R. Nunes, S. Bampi, and D. Barone</i>	

### Session 2 – Rapid Prototyping

On a Development Environment for Real-Time Information Processing in System-on-Chip Solutions .....	28
<i>M. Jacomet, J. Goette, J. Breitenstein, and M. Hager</i>	
RABBIT – A Modular Rapid Prototyping Platform for Distributed Mechatronic Systems.....	32
<i>M. Zanella, M. Robrecht, A. Francisco, A. Horst, T. Lehmann, and R. Gielow</i>	
Using the CAN Protocol and Reconfigurable Computing Technology for Web-Based Smart House Automation .....	38
<i>F. Moraes, A. Amory, N. Calazans, E. Bezerra, and J. Petrini</i>	
A FPGA Implementation of a DCT-Based Digital Electrocardiographic Signal Compression Device.....	44
<i>B. Pimentel, J. Filho, R. Campos, A. Fernandes, and C. Coelho</i>	

### Session 3 – Formal Methods

An Automated Tool for Analysis and Design of MVL Digital Circuits.....	52
<i>L. Nascimento</i>	
New Aspects in High-Level Specification, Verification, and Design of IT Protocols .....	58
<i>H.-D. Huemmer and W. Geisselhardt</i>	
Optimizing BDD-Based Verification Analysing Variable Dependencies .....	64
<i>D. Déharbe and J. Vidal</i>	

## **Session 4 – Codesign**

A Petri Net Based Approach for Hardware/Software Partitioning .....	72
<i>F. Filho, P. Maciel, and E. Barros</i>	
A Petri Net Based Method for Resource Estimation: An Approach Considering Data-Dependency, Casual and Temporal Precedences.....	78
<i>P. Maciel, F. Filho, and E. Barros</i>	
A Repartitioning and HW/SW Partitioning Algorithm to the Automatic Design Space Exploration in the Co-Synthesis of Embedded Systems .....	85
<i>F. do Nascimento and W. Rosenstiel</i>	
An Embedded Converter from RS232 to Universal Serial Bus.....	91
<i>A. Zuquim, C. Coelho Jr., A. Fernandes, M. de Oliveira, and A. Tavares</i>	

## **Session 5 – CAD & Test**

Interconnection Length Estimation at Logic-Level .....	98
<i>J. Martins, F. Moraes, and R. Reis</i>	
A BIST Procedure for Analog Mixers in Software Radio.....	103
<i>A. Nácul, L. Carro, D. Janner, and M. Lubaszewski</i>	
Summarizing a New Approach to Design Speech Recognition Systems: A Reliable Noise-Immune HW-SW Version.....	109
<i>F. Vargas, R. Fagundes, and D. Barros Jr.</i>	
An Integrated High-Level Test Synthesis for Built-in Self-Testable Designs .....	115
<i>L. Yang and J. Muzio</i>	

## **Session 6 – Analog Design**

A 3-V 12-Bit Second Order Sigma-Delta Modulator Design in 0.8 $\mu$ m CMOS .....	124
<i>C. de Mori, P. Crepaldi, and T. Pimenta</i>	
Analog Circuit Design Using Graded-Channel SOI NMOSFETS.....	130
<i>M. Pavanello, J. Martino, and D. Flandre</i>	
A Simplified Methodology for the Extraction of the ACM MOST Model Parameters .....	136
<i>R. Coitinho, L. Spiller, M. Schneider, and C. Galup-Montoro</i>	
An Environment to Aid the Synthesis of ThreePhase Analogue Waveform Using AHDL .....	142
<i>A. Silva and A. Cardoso</i>	

## **Session 7 – Digital Design I**

A Fast Asynchronous Re-Configurable Architecture for Multimedia Applications .....	150
<i>A. Rettberg and B. Kleinjohann</i>	
Data Encryption in an Electronic Ballot Box .....	156
<i>R. Jacobi, L. Carvalho, and J. Coelho</i>	
Extending Sequencing Graphs for Reconfigurable Applications Modeling.....	161
<i>A. Adário and S. Bampi</i>	

## **Session 8 – Physical Design**

Designing VLSI Circuit Masks with the Software Agents2.....	168
<i>E. Jardini and D. Moreira</i>	

Jale3D – Platform-independent IC/MEMS Layout Edition Tool .....	174
<i>L. Ost, M. Mainardi, L. Indrusiak, and R. Reis</i>	
LEGAL: An Algorithm for Simultaneous Net Routing.....	180
<i>M. Johann and R. Reis</i>	
Testing the Printability of VLSI Layouts .....	186
<i>R. Martins and H. Kirchauer</i>	
<b>Session 9 – Low-Power and Low-Voltage</b>	
On Designing Mixed-Signal Fuzzy Logic Controllers as Embedded Subsystems in Standard CMOS Technologies .....	194
<i>C. Dualibe, P. Jespers, and M. Verleysen</i>	
Power Efficient Arithmetic Operand Encoding.....	201
<i>E. Costa, S. Bampi, and J. Monteiro</i>	
Low-Voltage Class AB Operational Amplifier .....	207
<i>V. Vincence, C. Galup-Montoro, and M. Schneider</i>	
Power Optimized Viterbi Decoder Implementation through Architectural Transforms .....	212
<i>J. Portela and J. Monteiro</i>	
<b>Session 10 – Digital Design II</b>	
Synthesis of Multi-Burst Controllers as Modified Huffman Machines.....	220
<i>D. De Oliveira, M. Strum, W. Chau, and W. Cunha</i>	
Pipelined Fast 2-D DCT Architecture for JPEG Image Compression.....	226
<i>L. Agostini, I. Silva, and S. Bampi</i>	
IDCT Design for JPEG Decompression in an Electronic Ballot Box.....	232
<i>R. Jacobi and J. Carvalho</i>	
<b>Author Index</b> .....	237

# Session 1

## **Embedded Systems**

# Adaptive Systems-on-Chip: Architectures, Technologies and Applications

Jürgen Becker, Thilo Pionteck, Manfred Glesner

Darmstadt University of Technology  
Institute of Microelectronic Systems  
Karlstr. 15, D-64283 Darmstadt, Germany  
e-mail: {becker, pionteck, glesner}@mes.tu-darmstadt.de

## Abstract

*The fast technological development in Very Large Scale Integration (VLSI) has enabled chip-designers to integrate complete electronic systems, formerly built of several separate chips, onto one single piece of silicon. These Systems-on-Chip (SoCs) introduce a set of various challenges for their interdisciplinary microelectronic implementation, from system theory (application) level over efficient CAD methods to suitable technologies. Important aspects for the industry are the flexibility and adaptivity of SoCs, which can be realized by integrating reconfigurable hardware parts on different granularities into Configurable Systems-on-Chip (CSoCs). The paper describes the major challenges and first approaches in architecture, design and application of application-specific adaptive SoCs, e.g. in digital baseband processing for future mobile radio devices.*

## 1 Introduction

In the last years, the fast technological development in VLSI possibilities has brought the notion to single *System-on-Chip* (SoC) solutions. Trends in microelectronic systems design point to higher integration levels, smaller form factor, lower power consumption and cost-effective implementations. The achievement of this goal has to be efficiently supported by the concurrent development of new design methods including such aspects as flexibility, mixed-signal system-level exploration, re-usability and top-down SoC design. ICE defines a SoC to be a single chip that contains processing elements, application specific *Intellectual Property* (IP) and storage elements to define the overall function of the end product it supports [1]. But it seems that this definition is not quite sufficient. For example, this definition would also apply to the first electronic calculator, which contains a single IC, that is the entire calculator system. But these ICs only contained about 5000 gates and, certainly, nobody would call such an IC a SoC. In fact, such ICs would preferably be called Application Specific Integrated Circuit (ASIC) and SoCs can be described as an extension of the ASIC technology where the functionality that previously required a printed circuit board is merged onto a single silicon chip. The first SoCs appeared in the early 1990s and consisted almost exclusively of digital logic constructions. Today SoCs are often mixed-technology designs, including such diverse combinations as embedded DRAM, high-performance or low-power logic, analog, RF, and even more

unusual technologies like Micro-ElectroMechanical Systems (MEMS) and optical input/output. But this development also raises its problems, e. g. it takes an enormous amount of time and effort to design a chip. With the predicted shrinking in semiconductor process geometries these problems will increase. The gap between of what can be built (silicon capacity) and of what can be designed is widening. So new design methodologies are needed to improve the design process to keep up with the technology improvements. The cornerstone of this required change in design methodologies will be the augmented use of parts from previous designs. The concept of using already existing parts from previous designs can be extended by making use of parts designed by third parties, which is called IP- or Core-based design [9], [10]. An overview on the status and perspectives of SoCs and IP-based EDA can be found in [2].


Dependent on the application areas and constraints, important aspects for the microelectronic SoC candidate architectures and technologies are:

- *time-to-market* constraints have to be fulfilled,
- SoC implementation *flexibility*, e.g. *risk minimization* in the case of late specification changes,
- long product life cycles, due to multi-standard / multi-product implementation perspectives, and
- due to multi-purpose usage, high volumes of the same SoC to be fabricated (-> cost decrease per chip).

Microelectronic system designers now have 2 major alternatives for SoC integration:

- ASIC-based SoCs, consisting mainly of processor-, memory-, and ASIC-cores, or

ASIC/SoC Revenues from 1996-2004



Source:ICE

Figure 1: ASIC/SoC revenues in various areas

- *Configurable SoCs* (CSoCs), consisting of processor-, memory-, probably ASIC-cores, and on-chip reconfigurable hardware parts for customization to a particular application.

CSoCs combine the advantages of both: ASIC-SoCs and multichip development using standard components, e. g. they require only minimal NRE costs, because they don't need expensive ASIC-tools and mask sets. In the following, recent developments and trends, as well as actual architectures, technologies and applications are discussed.

## 2 CSoCs: Developments & Trends

As stated above, most of microelectronic SoC solutions are a combination of ASICs, microcontrollers, and Digital Signal Processors (DSP) devices, whereas the percentage of ASIC-based SoCs within total ASIC market is steadily increasing (see figure 2). Appropriate final implementation technologies have to be selected, whereas different implementation trade-off alternatives concerning flexibility, cost, low power, and performance have to be considered, dependent on the application and situation. Thus, new emerging technologies like reconfigurable hardware architectures have also to be considered as alternatives for DSP- and/or ASIC-technologies, dependent on the required implementation trade-off. Reconfigurable hardware architectures have been proven in different application areas [3] [4] [5] [11] [12] to produce at least one order of magnitude in power reduction and increase in performance.

In the last years the ASIC/SoC markets for computer and communication applications had explosive revenue increases, compared to the industrial and automotive areas (see figure 1). Especially, future markets for mobile communication systems promise huge revenues and a lot of challenges for the necessary microelectronic SoC solutions. 2nd generation (2G) mobile communication systems, i.e. GSM and IS-95 standards, had been rigorously defined and optimized to provide mainly operation for voice transmissions. On the other hand, 3G systems, i.e. based on the UMTS standard, will be defined to provide a transmission scheme which is highly flexible and adaptable to new services. This vision adds a new dimension to the challenges within the digital baseband design, since the final microelectronic systems must be able to support such a flexibility and adaptivity to mobile terminal to accommodate new services and




Figure 2: ASIC-based SoCs in total ASIC

situations easily and quickly. In figure 3 the DSP software performance requirements for the major signal processing tasks in next generation's UMTS receiver is given, according to [17]. Relative to GSM, UMTS and IS-95 will require intensive layer 1 related operations, which cannot be performed on today's processors [18]. Thus, an optimized HW/SW partitioning of these computation-intensive tasks is necessary, whereas the flexibility to adapt to changing standards and different operation modes has to be considered. Since today's low power DSPs cannot afford such a performance, the DSP load has to be reduced to release it for added value applications and to save power. Therefore, selected computation-intensive signal processing tasks have to be migrated from software to hardware implementation, e. g. to ASIC or reconfigurable hardware SoC parts (see section 3). Based on this situation and future market demands, now many industrial and academic CSoC products and approaches arise [11] [12] [13] [14] [15] [16] [19] [20] [21] [22] [23]. Especially the strong industry efforts, also of major players like Hitachi [16], indicate impressively the perspectives of CSoCs. In the following section two selected academic CSoC approaches are described and compared.

## 3 CSoCs: Architecture & Technologies

Future target SoC architecture may be composed of different cores such as DSPs, microcontrollers and memories, as well as of reconfigurable hardware and/or various ASIC support parts, whereas the final structures result from a detailed application and performance analysis while considering VLSI-oriented implementation issues. For example, the design of mobile baseband systems involves several heterogeneous areas, covering various aspects in communica-





Figure 3: Baseband algorithm complexity [17] [18]




**Figure 4:** Major components of MAIA CSoc [20]

tion system application, in efficient CAD tool support, as well as in microelectronic architectures and technology issues. A good understanding of all relevant points related to this interdisciplinary area is essential for the success of the final product [18].

Thus, the major general goal for the development of such application-tailored architectures is to realize flexibility vs. power/performance trade-offs by releasing the DSP for other tasks, or by migrating functionality from ASICs to multi-granularity reconfigurable hardware. The following, two academic CSoc approaches will be sketched:

- the MAIA CSoc using a universal fine-grain reconfigurable hardware part [19] [20], and
- an application-specific CSoc using a coarse-grain dynamically reconfigurable DReAM architecture [6] [7]


The MAIA CSoc incorporates fine-grain FPGAs in its structure. The base architecture consists of one control processor and other satellite units (can be processors, FPGAs or other units such as MAC). During computation and re-configuration sequential threads are instantiated on the control processor, which configures the satellite processors and the on-chip reconfigurable communication network and manages the overall control flow of applications, either in a static compiled order, or through a dynamic real-time kernel. Thus, the architecture is reconfigurable in two respects - inter-satellite communication configurations and the fine-grain FPGA hardware part (see figure 4). The MAIA processor consists of a microprocessor core (ARM8) and 21 satellite processors: two MACs, two ALUs, eight address generators, eight embedded memories (4 512x16bit, 4 1kx16bit) and an embedded low-energy FPGA. Connections between satellites are accomplished through 2-level hierarchical mesh-structured reconfigurable interconnect network. The ARM8 uses an interface control unit to configure and communicate data with satellites. The address



**Figure 5:** Integration of DReAM within CSoc [6]

generators and embedded memories are distributed to supply multiple parallel data streams to the computational elements. The MAIA chip was implemented using 0.25U 6-level metal CMOS process with a supply voltage of 1V and additional voltages of 0.4V and 1.5V. The die size of the implementation was 5.2mmx6.7mm with 1.2 million transistors at 40 MHz with an average power dissipation of 1.5-2 mW. The Maia CSoc is optimized for selected mobile communication application parts, e. g. a full-rate VSELP voice coder algorithm was implemented at 30 MHz with 5.7 GOPS/Watt [19].

An example for a CSoc with integrated coarse-grain dynamically reconfigurable hardware is the DReAM (Dynamically Reconfigurable Architecture for future Mobile Communication Systems), which is currently synthesized at Darmstadt University of Technology. The DReAM architecture is designed for the requirements of future mobile communications systems, e.g. third generation (3G) systems [6]. Especially in the application area of mobile communication, standards are often changed or extended, which requires an adaptable SoC solution. The total system view



**Figure 6:** Hardware Structure of DReAM [6]







Figure 7: Genetic Optimization for IP-Mapping

of such a SoC is shown in figure 5. On the right side of the figure the typical SoC components like memory, DSP, and a microcontroller are shown. They are interconnected with an AHB bus, which is part the AMBA bus specification. Further details about the integration of DReAM with other SoC components can be found in [6]. The DReAM array hardware structure itself can be seen in figure 6. Reconfigurable Processing Units (RPU), which can execute necessary arithmetic data manipulation for data-flow oriented protocol parts and also can execute FSM-type operations for control-flow oriented parts. The RPUs operate in parallel and have a 16-bit fast direct local connection to their direct neighbours and a 16-bit connection to the programable global communication network. In each RPU there is a small local memory in order to reduce the access of the main memory. Based on DReAM datapaths synthesized

with an 0.35  $\mu\text{m}$  CMOS process promising performance results are obtained for computation-intensive tasks of future CDMA-based communication systems, e. g. for implementing flexible RAKE-receiver architectures with 1.5 Mb/s data throughput [6]. In addition, efficient IP-based mapping techniques for DReAM including dynamic reconfiguration features are implemented and described in the following section, as well as an efficient rapid prototyping approach for such application-tailored CSoC solutions [8].

## 4 IP-based Mapping & Application

It is difficult to map applications onto coarse-grain dynamically reconfigurable architectures using today's available programming and CAD tools. For developing new and promising IP-based methods the corresponding CAD tools also have to operate on the higher abstraction levels. Since automatized hardware synthesis from the behavioural and system level is still not sufficiently possible for ASICs and FPGAs, e.g. actual universal HDLs and their corresponding synthesis environments are not suitable to support efficiently the application mapping of complex algorithms onto dynamically reconfigurable hardware arrays like DReAM. Therefore, we developed and implemented new IP-based CAD techniques for such kind of coarse-grained regular hardware architectures. Here, for each IP-core used within the possible complex application scenarios several alternatives of pre-synthesized IP-shapes are available in a characterized library, similar to standard cell synthesis. Such IP-



Running Times and Cost Values for Different Population Sizes

Population Size	Total Running Time (min)	Time Floor-planning (min)	Time Routing (min)	Time Genetic Opt. (min)	Analyzed Solutions	Best Solution (Costs)
20	43,4	14,0	24,8	1,4	962	255
40	45,5	15,7	29,3	1,3	1446	245
60	89,5	29,9	53,2	5,0	2358	240
80	73,1	26,1	40,1	4,5	1992	216

Best Solution without Clustering: 260

Figure 8: Mapping analysis of RAKE-Receiver

shapes consist of a variable number of RPUs and are realized by considering the special hardware attributes and topology of the DReAM array. Thus, the hardware designer has flexibilities how to realize a certain IP-function and the corresponding sophisticated and optimized pre-synthesis steps are done in advance for each IP to be used later efficiently by the architecture mapping phase (see figure 7). In addition, it is necessary to include additional information about data dependencies and data rates.

Global combinatoric optimization methods (genetic algorithms [25]) are applied here to find an optimal combination of the different IP-forms which creates a mapping with minimized hardware size and communication resources. The genetic optimization examines efficiently the whole design space. The result is the selection and generation of several IP-topology combinations that are to be used in the actual optimization step. Every chosen combination of IP-forms is mapped onto DReAM using extended macrocell floorplanning and placement methods based on *shape functions* ([24], see [7]), which are adapted to coarse-grained reconfigurable array architecture topologies.

At each step by the genetic algorithm so called individuals are created, whereas each of them is representing a particular combination of IP-forms or IP-topologies. The overall genetic optimization process is divided into the following major steps (see basic genetic algorithm in figure 7):

1. First, the best individuals of a generated population will be selected using a so called *fitness function*. They will be saved as an interim population.
2. Afterwards a certain number of these individuals will be fused by a *cross-over* function.
3. Next, the *mutation* operation is performed by transforming the genetic codes of a certain number of individuals slightly.
4. Finally, for each of the newly created individuals the best mapping and the *fitness function* value will be calculated.

The optimization starts with step 1 again until 15 times the average fitness of the population has not improved.

The *fitness function* represents the quality metric for the genetic optimization process, which takes into account the needed number of RPUs ( $c_1 * cost_{area}$ ), an virtual exceed of the allowed number of RPUs ( $c_2 * cost_{vio}$ ), and the communication costs between IP-cores ( $c_3 * cost_{com}$ ).

In addition, dynamic reconfiguration allows to use areas of a DReAM-Array at different times for different puposes, e.g. a mobile system works on both, GSM and UMTS in separate time steps and with different hardware allocations. The CAD methods sketched here are able to generate the corresponding dynamic configuration codes for the DReAM-Array, which are dynamically accessible in the on-chip memory of the mobile device, if needed. Thus, CSoCs with integrated DReAM hardware can be flexible adapted to various situations in future mobile communication systems, e.g. switching between different standards and protocols, as well as between different bandwidth and service requirements.

As an example of an complex application for future mobile communication systems we examined a Rake-receiver algorithm based on CDMA transmission technology. It consists of 10 communications IP-cores (see IP-graph in figure 8). For each of them several alternative IP-topologies were created in a library to use them in the optimization. The data tranfers between the IP-cores can be divided into 4 separat non-overlapping time steps. Therefore, for this example it is possible to optimize the necessary routing resources using dynamic reconfiguration. In figure 9 the resulting floorplans for all 4 non-overlapping time steps are shown with dynamic reconfiguration of needed interconnect allocations. The table in figure 8 shows the runtime measurments for different population size. The use of the




Figure 9: RAKE-Receiver Architecture Mapping Results for independent Time Steps 1 & 4