



# 1992 SYMPOSIUM ON VLSI TECHNOLOGY

## DIGEST OF TECHNICAL PAPERS



# 1992 SYMPOSIUM ON VLSI TECHNOLOGY

DIGEST OF TECHNICAL PAPERS



# 1992 Symposium on VLSI Technology Digest of Technical Papers

## *Copyright and Reprint Permission:*

*Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 21 Congress St., Salem, MA 01970. Instructors are permitted to photocopy isolated articles for non-commercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47th St., New York, NY 10017. All rights reserved, copyright ©1992 by the Institute of Electrical and Electronics Engineers, Inc.*

PRINTED IN THE UNITED STATES OF AMERICA

Publisher: John H. Wuorinen, Castine, ME 04421

IEEE Catalog Number:	92CH3172-4	
JSAP Catalog Number:	AP921210	
ISSN:	0-7803-0698-8	Softbound
	0-7803-0699-6	Casebound
	0-7803-0700-3	Microfiche
Library of Congress Number:	90-655131	Serial

Copies of this Digest can be purchased from:

IEEE Service Center Single Publication Sales Unit

445 Hoes Lane, Piscataway, NJ 08854, USA

Inside Japan

Business Center for Academic Societies Japan

23-1, Hongo 3-chome, Bunkyo-ku, Tokyo 113, Japan

## ACKNOWLEDGEMENT



Walter Kosonocky



Shoji Tanaka

Over a decade ago, Professor Kosonocky and Professor Tanaka had a vision. They conceived a forum that could bring together engineers and scientists from the U.S. and Japan to provide cooperation and sharing of leading-edge technical information in an informal setting. Out of this, grew the VLSI Symposia which have become very successful international forums, stimulating and encouraging the exchange of knowledge and experiences in VLSI technology and design, enhancing mutual understanding.

Both Professor Kosonocky and Professor Tanaka have decided to retire as chairmen of the Japan and U.S. Executive Committees. We are grateful for their vision and guidance through the last decade.

We sincerely thank Professor Kosonocky and Professor Tanaka for a decade of leadership and wish to acknowledge their efforts and contributions in the establishment of the VLSI Symposia as a leading world-wide forum in the VLSI field. We have requested they continue their association with the Symposia as Senior Advisors.

We will extend our best efforts to continue the momentum of the VLSI Symposia as we go forward with advice from Professor Kosonocky and Professor Tanaka.

Pallab Chatterjee, Chairman  
U.S. Executive Committee

Takuo Sugano, Chairman  
Japan Executive Committee

## 1992 VLSI TECHNOLOGY SYMPOSIUM

Chairman:	Dirk Bartelink	Hewlett-Packard Company
Co-Chairman:	Shojiro Asai	Hitachi, Ltd.
Program Chairman:	James Clemens	AT&T Bell Laboratories
Program Co-Chairman:	Masao Fukuma	NEC Corporation
Secretary:	Dick Chapman	Texas Instruments, Inc.
	Eiji Takeda (Publicity)	Hitachi, Ltd.
Publications/Publicity:	Hans Stork	IBM
	Katsu Izumi	NTT LSI Laboratories
Treasurer:	Youssef El-Mansy	Intel Corp.
	Taiji Ema	Fujitsu, Ltd.
Local Arrangements:	Bill Siu	Intel Corp.
	Nobuhiro Endo	NEC Corp.

## EXECUTIVE COMMITTEES

### IEEE

Chairman:	Walter Kosonocky	NJ Inst. Technology
Co-Chairman:	Pallab Chatterjee	Texas Instruments, Inc.
Members:	Dirk Bartelink	Hewlett-Packard Co.
	Youssef El-Mansy	Intel Corp.
	William Holton	Semiconductor Research Corp.
	Richard Jaeger	Auburn University
	Bruce Wooley	Stanford University
	Frank Micheletti	Rockwell International
	Court Skinner	National Semiconductor Corp.
	Al Tasch, Jr.	University of Texas at Austin
	Lewis Terman	IBM Research Center
	Peter Verhofstadt	Semiconductor Research Corp.

### Japan Society of Applied Physics

Chairman:	Shoji Tanaka	Superconductivity Res. Lab.
Co-Chairman:	Takuo Sugano	University of Tokyo
Members:	Shojiro Asai	Hitachi, Ltd.
	Yutaka Hayashi	Electrotechnical Lab.
	Shiro Horiuchi	Matsushita Electric Ind. Co., Ltd.
	Hajime Ishikawa	Fujitsu Laboratories Ltd.
	Susumu Kohyama	Toshiba Corp.
	Hiroyoshi Komiya	Mitsubishi Electric Corp.
	Mamoru Kondo	NKK
	Akihiko Morino	NEC Corp.
	Hisakazu Mukai	Oki Electric Industry Co., Ltd.
	Minoru Nagata	Hitachi, Ltd.
	Tetsushi Sakai	NTT LSI Laboratories
	Takashi Tokuyama	Univ. of Tsukuba

## TECHNICAL PROGRAM COMMITTEES

### IEEE

#### Chairman:

#### Members:

James Clemens  
Tony Alvarez  
Kuang Chiu  
Egil Castel  
Richard Chapman  
T. Paul Chow  
William Lynch  
Helmut Muller  
Thao Nguyen  
Rafael Reif  
Ashok Sinha  
Bill Siu  
Hans Stork  
Rick Tsai  
Jason Woo  
Wayne White  
S. Simon Wong  
Cary Yang  
J. R. Yeargain  
Bjorn Zetterlund

AT&T Bell Laboratories  
Cypress Semiconductor  
Hewlett-Packard Company  
National Semiconductor  
Texas Instruments, Inc.  
Rensselaer Polytechnic Inst.  
Semiconductor Research  
Siemens AG  
IBM  
MIT  
Applied Materials  
Intel Corporation  
IBM  
TSMC  
UCLA  
Hughes Aircraft Company  
Stanford University  
Santa Clara University  
Motorola, Inc.  
Digital Equipment Corporation

### Japan Society of Applied Physics

#### Co-Chairman:

#### Members:

Masao Fukuma  
Yasuo Hayashi  
Koichiro Hoh  
Chang-Gyu Hwang  
Masahide Inuishi  
Seiichiro Kawamura  
Toshio Kobayashi  
Jun Kudo  
Kenji Maeguchi  
Noboru Nomura  
Tadashi Shibata  
Eiichi Suzuki  
Eiji Takda  
Kenji Taniguchi  
Yasuo Tarui  
Kazuo Terada

NEC Corporation  
Sony Corporation  
Yokohama National University  
Samsung Electronics Co., Ltd.  
Mitsubishi Electric Corporation  
Fujitsu, Ltd.  
NTT  
Sharp Corporation  
Toshiba Corporation  
Matsushita Elec. Ind. Co., Ltd.  
Tohoku University  
Electrotechnical Laboratory  
Hitachi, Ltd.  
Osaka University  
Tokyo Univ. Agric. Techn.  
NEC Corporation

<b>Session 1:</b>	<b>Welcome and Plenary Session</b>	
	Chairpersons:	James T. Clemens    AT&T Bell Labs Masao Fukuma    NEC
<b>Session 2:</b>	<b>DRAM Technology</b>	
	Chairpersons:	J. Yeargain    Motorola K. Terada    NEC
<b>Session 3:</b>	<b>Dielectrics</b>	
	Chairpersons:	K. Chiu    Hewlett-Packard M. Inuishi    Mitsubishi
<b>Session 4:</b>	<b>BiCMOS</b>	
	Chairpersons:	B. Zetterlund    Digital Equipment S. Kakumu    Toshiba Corp.
<b>Session 5:</b>	<b>Static and Non-Volatile Memory</b>	
	Chairpersons:	E. Castel    National Semiconductor J. Kudo    Sharp
<b>Session 6:</b>	<b>Advanced Processing Techniques</b>	
	Chairpersons:	A. Sinha    Applied Materials K. Hoh    Yokohama National University
<b>Session 7A:</b>	<b>Bipolar Technology I</b>	
	Chairpersons:	W. Lynch    Semiconductor Research Corp. Y. Tarui    Tokyo University of Agriculture and Technology
<b>Session 7B:</b>	<b>Bipolar Technology II</b>	
	Chairpersons:	H. Stork    IBM T. Shibata    Tohoku University
<b>Session 8A:</b>	<b>Metallization I</b>	
	Chairpersons:	R. Reif    M.I.T. S. Kawamura    Fujitsu
<b>Session 8B:</b>	<b>Metallization II</b>	
	Chairpersons:	C. Yang    Santa Clara Univ. K. Yoneda    Sanyo
<b>Rump Session</b>		
	Organizers:	W. White    Hughes Aircraft S. Kawamura    Fujitsu
<b>Session 9:</b>	<b>Advanced MOSFETs</b>	
	Chairpersons:	R. Chapman    Texas Instruments T. Kobayashi    NTT
<b>Session 10:</b>	<b>MOSFET Reliability</b>	
	Chairpersons:	H. Muller    Siemens E. Takeda    Hitachi
<b>Session 11:</b>	<b>Low-Temperature Devices</b>	
	Chairpersons:	J. Woo    UCLA C. G. Hwang    Samsung
<b>Session 12:</b>	<b>Lithography</b>	
	Chairpersons:	R. Tsai    TSMC N. Nomura    Matsushita

# CONTENTS

<b>Foreword .....</b>	<b>1</b>
<b>Session I: Welcome and Plenary Session I</b>	
<b>1.2 Trends in Single-Wafer Processing</b>	<b>2</b>
R. Doering .....	
<b>1.3 Technology Trend of Flash-EEPROM: Can Flash-EEPROM Overcome DRAM?</b>	<b>6</b>
F. Masuoka .....	
<b>Session 2: DRAM Technology</b>	
<b>2.1 A 0.72 <math>\mu\text{m}^2</math> Recessed STC (RSTC) Technology for 256Mbit DRAMs Using Quarter-Micron Phase-Shift Lithography</b>	
K. Sagara, T. Kure, S. Shukuri, J. Yugami, N. Hasegawa, H. Shinriki, H. Goto, H. Yamashita, E. Takeda .....	10
<b>2.2 Micro Villus Patterning (MVP) Technology For 256Mb DRAM Stack Cell</b>	
J. Ahn, Y. Park, J. Shin, S. Kim, S. Shim, S. Nam, W. Park, H. Shin, C. Choi, K. Kim, D. Chin, O. Kwon, C. Hwang .....	12
<b>2.3 A Buried-Plate Trench Cell for a 64-Mb DRAM</b>	
D. Kenney, P. Parries, P. Pan, W. Tonti, W. Cote, S. Dash, P. Lorenz, W. Arden, R. Mohler, S. Roehl, A. Bryant, W. Haensch, B. Hoffman, M. Levy, A.J. Yu, C. Zeller .....	14
<b>2.4 A Native-Oxide-Free Process for 4nm Capacitor Dielectrics</b>	
M. Nakano, N. Shinmura, K. Iguchi, T. Watanabe, K. Sakiyama .....	16
<b>Session 3: Dielectrics</b>	
<b>3.1 Ultra-Thin Silicon Dioxide Leakage Current and Scaling Limit</b>	
K. Schuegraf, C. King and C. Hu .....	18
<b>3.2 Conductive Channel in ONO Formed by Controlled Dielectric Breakdown</b>	
S. Chiang, R. Wang, T. Speers, J. McCollum, E. Hamdy, C. Hu .....	20
<b>3.3 A New Modified HF-Last Cleaning Process for High-Performance Gate Dielectrics</b>	
S. Verhaverbeke, M. Meuris, M. Schaekers, L. Haspeslagh, P. Mertens, M. Heyns, R. De Blank, A. Philipossian .....	22
<b>3.4 Wafer Quality Specification for Future Sub-Half-Micron ULSI Devices</b>	
T. Ohmi, J. Takano, T. Tsuga, M. Kogure, S. Aoyama, K. Matsumoto, K. Makiyama .....	24
<b>Session 4: BiCMOS</b>	
<b>4.1 Deep Subhalf-Micron BiCMOS Technology Using Synchrotron X-ray Lithography and Its Application to 58ps 2V CMOS Gate Array</b>	
H. Kyuragi, S. Konaka, T. Kobayashi, K. Deguchi, E. Yamamoto, S. Ohki, Y. Yamamoto .....	26
<b>4.2 A High Performance BiCMOS Technology Using 0.25 <math>\mu\text{m}</math> CMOS and Double Poly 47 GHz Bipolar</b>	
G. Shahidi, J. Warnock, B. Davari, B. Wu, Y. Taur, C. Wong, C. Chen, M. Rodriguez, D. Tang, K. Jenkins, P. McFarland, R. Schulz, D. Zicherman, P. Coane, D. Klaus, J. Sun, M. Polcari, T. Ning .....	28
<b>4.3 An Ultra High Speed ECL-Bipolar CMOS Technology with Silicon Fillet Self-Aligned Contacts</b>	
T. Liu, G. Chin, M. Morris, D. Jeon, V. Archer, H. Kim, M. Cerullo, K. Lee, J. Sung, K. Lau, T.-Y. Chiu, A. Voshchenkov, R. Swartz .....	30



<b>4.4</b>	<b>High Performance BiCMOS Technology Design for Sub-10ns 4Mbit BiCMOS SRAM with 3.3V Operation</b>	
	T. Maeda, H. Gojohbori, K. Inoue, K. Ishimaru, A. Suzuki, H. Kato, M. Kakumu .....	32
<b>4.5</b>	<b>A High Performance 0.6<math>\mu</math>m BiCMOS SRAM Technology With Emitter-Base Self-Aligned Bipolar Transistors and Retrograde Well for MOS Transistors</b>	
	H. Honda, K. Uga, M. Ishida, Y. Ishigaki, J. Takahashi, T. Shiomi, S. Ohbayashi, Y. Kohno ...	34

## **Session 5: Static and Non-Volatile Memory**

<b>5.1</b>	<b>A High Performance Polysilicon TFT Using RTA and Plasma Hydrogenation Applicable To Highly Stable SRAMs of 16Mbit and Beyond</b>	
	F. Hayashi, M. Kitakata .....	36
<b>5.2</b>	<b>An Asymmetric Memory Cell Using a C-TFT for ULSI SRAMs</b>	
	H. Kuriyama, T. Okada, M. Ashida, O. Sakamoto, K. Yuzuriha, K. Tsutsumi, T. Nishimura, K. Anami, Y. Kohno, H. Miyoshi .....	38
<b>5.3</b>	<b>A 3.3V Operation Nonvolatile Memory Cell Technology</b>	
	K. Yoshikawa, E. Sakagami, S. Mori, N. Arai, K. Narita, Y. Yamaguchi, Y. Ohshima, K. Naruke .....	40
<b>5.4</b>	<b>BiFAMOS Technology for High Speed Mega-Bit EPROMs</b>	
	G. Hu, L. Tran, P. Keshtbod, J. Segal, K. Park, T. Amin, B. Prickett, S. Tsao, J. Yen, E. Smith, J. Bornstein, A. Alvarez .....	42
<b>5.5</b>	<b>A Novel Cell Structure For Giga-Bit EPROMs and Flash Memories Using Polysilicon Thin Film Transistors</b>	
	S. Koyama .....	44

## **Session 6: Advanced Processing Techniques**

<b>6.1</b>	<b>High-Rate-Gas-Flow Microwave Plasma Etching of Silicon</b>	
	K. Tsujimoto, T. Kumihashi, N. Kohuji, S. Tachi .....	46
<b>6.2</b>	<b>Highly Anisotropic Microwave Plasma Etching for High Packing Density Silicon Patterns</b>	
	T. Kure, Y. Gotoh, H. Kawakami, S. Tachi .....	48
<b>6.3</b>	<b>Sensor Fusion For ULSI Manufacturing Process Control</b>	
	M. Moslehi, L. Velo, H. Najm, T. Breedijk, B. Dostalík .....	50
<b>6.4</b>	<b>Rapid Thermal Multiprocessing Using Multivariable Control of a Circularly Symmetric 3 Zone Lamp</b>	
	P. Apte, K. Saraswat .....	52

## **Session 7A: Bipolar Technology I**

<b>7A.1</b>	<b>FRACS (Fully Radiative Current Path Structure) - A High-Speed Bipolar Transistor With Sub-0.1 <math>\mu</math>m Emitter</b>	
	T. Onai, K. Nakazato, Y. Kiyota, T. Nakamura .....	54
<b>7A.2</b>	<b>Perimeter Effects in Small Geometry Bipolar Transistors</b>	
	W. Lee, J. Sun, J. Warnock, K. Jenkins .....	56
<b>7A.3</b>	<b>Single-Poly Bipolar Transistor with Selective Epitaxial Silicon and Chemo-Mechanical Polishing</b>	
	C. Nguyen, S. Kuehne, S. Wong .....	58

## **Session 7B: Bipolar Technology II**

<b>7B.1</b>	<b>A Si Bipolar Transistor With <math>f_{max}</math> of 40GHz and Its Application to a 35GHz 1/16 Dynamic Frequency Divider</b>	
	H. Takemura, C. Ogawa, M. Kurisu, G. Uemura, T. Morikawa, T. Tashiro .....	60

<b>7B.2</b>	<b>A Novel Selective SiGe Epitaxial Growth Technology for Self-Aligned HBTs</b> F. Sato, T. Hashimoto, T. Tashiro, T. Tatsumi, M. Hiroi, T. Niino .....	<b>62</b>
<b>7B.3</b>	<b>A 35-GHz 20-<math>\mu\text{m}^2</math> Self-Aligned PNP Technology for Ultra-High-Speed High-Density Complementary Bipolar ULSIs</b> K. Washio, H. Shimamoto, T. Nakamura .....	<b>64</b>

### **Session 8A: Metallization I**

<b>8A.1</b>	<b>A New Salicide Process (PASET) for Sub-Half Micron CMOS</b> I. Sakai, H. Abiko, H. Kawaguchi, T. Hirayama, L. Johansson, K. Okabe .....	<b>66</b>
<b>8A.2</b>	<b>0.1<math>\mu\text{m}</math> Contact Metallization with <math>\text{SiH}_2\text{F}_2</math>-Reduced CVD W</b> N. Yokoyama, S. Kimura, T. Yoshimura, H. Goto, N. Kobayashi, Y. Homma, E. Takeda .....	<b>68</b>
<b>8A.3</b>	<b>A Novel Selective <math>\text{Ni}_3\text{Si}</math> Contact Plug Technique for Deep-Submicron ULSIs</b> T. Iijima, A. Nishiyama, Y. Ushiku, T. Ohguro, I. Kunishima, K. Suguro, H. Iwai .....	<b>70</b>

### **Session 8B: Metallization II**

<b>8B.1</b>	<b>A High Performance Si on Si Multichip Module Technology</b> T. Rucker, N. Mencinger, V. Murali, K. Regis, R. Shukla, R. Sundahl, B. Siu .....	<b>72</b>
<b>8B.2</b>	<b>A Highly Reliable Sub-Half-Micron Via and Interconnect Technology Using Al Alloy High-Temperature Sputter Filling</b> H. Nishimura, T. Yamada, R. Sinclair, S.-I. Ogawa .....	<b>74</b>
<b>8B.3</b>	<b>Influence of Stress-Induced Void Formation on Electromigration Endurance in Quarter-Micron Aluminum Interconnects</b> N. Matsunaga, H. Shibata, K. Hashimoto .....	<b>76</b>
<b>8B.4</b>	<b>Parameterized Spice Subcircuits for Submicron Multilevel Interconnect Modeling</b> K.-J. Chang, S.-Y. Oh, N. Chang, K. Lee .....	<b>78</b>

### **Rump Session**

<b>R1</b>	<b>Resolution Improvement in Optical Lithography</b> A. Neureuther, Y. Todokoro .....	<b>80</b>
<b>R2</b>	<b>Sub-Half Micron Metallization Technology</b> P. Chow, H. Okabayashi .....	<b>80</b>
<b>R3</b>	<b>High Dielectric Constant and Ferroelectric Films</b> J. Lee, Y. Tairu .....	<b>81</b>
<b>R4</b>	<b>Performance versus Manufacturability</b> T. Alvarez, M. Ogirima .....	<b>82</b>
<b>R5</b>	<b>Alternative Technologies for Shallow Junctions</b> T. Nguyen, S. Matsumoto .....	<b>82</b>

### **Session 9: Advanced MOSFETs**

<b>9.1</b>	<b>A Self-Learning Neural-Network LSI Using Neuron MOSFETs</b> T. Shibata, T. Ohmi .....	<b>84</b>
<b>9.2</b>	<b>High Performance 0.1-<math>\mu\text{m}</math> Room Temperature Si MOSFETs</b> R. Yan, K. Lee, D. Jeon, Y. Kim, B. Park, M. Pinto, C. Rafferty, D. Tennant, E. Westerwick, G. Chin, M. Morris, K. Early, P. Mulgrew, W. Mansfield, R. Watts, A. Voshchenkov, J. Bokor, R. Swartz, A. Ourmazd .....	<b>86</b>
<b>9.3</b>	<b>A High Performance Asymmetric LDD MOSFET Using Selective Oxide Deposition Technique</b> T. Horiuchi, T. Homma, Y. Murao, K. Okumura .....	<b>88</b>
<b>9.4</b>	<b>High Drivability and High Reliability MOSFETs with Non-Doped Poly-Si Spacer LDD Structure (SLDD)</b> A. Shimizu, N. Ohki, H. Ishida, T. Yamanaka, N. Hashimoto, T. Hashimoto, E. Takeda .....	<b>90</b>
<b>9.5</b>	<b>Design Considerations For Sub-0.35<math>\mu\text{m}</math> Buried Channel P-MOSFET Devices</b> C. Mazuré, R. Subrahmanyam, C. Gunderson, M. Orlowski .....	<b>92</b>

## **Session 10: MOSFET Reliability**

<b>10.1 Enhanced Hot-Carrier Degredation Due to Water in TEOS/O<sub>3</sub>-Oxide and Water Blocking Effect of ECR-SiO<sub>2</sub></b>	
N. Shimoyama, K. Machida, K. Murase, T. Tsuchiya .....	94
<b>10.2 Suppression of the MOS Transistor Hot Carrier Degredation Caused by Water Desorbed from Intermetal Dielectric</b>	
K. Shimokawa, T. Usami, S. Tokitou, N. Hirashita, M. Yoshimaru, M. Ino .....	96
<b>10.3 AC Hot-Carrier Effect Under Mechanical Stress</b>	
A. Hamada, E. Takeda .....	98
<b>10.4 Wafer-Mapping of Hot Carrier Lifetime Due to Physcial Stress Effects</b>	
K. MacWilliams, L. Lowry, D. Swanson, J. Scarpulla .....	100

## **Session 11: Low Temperature Devices**

<b>11.1 An Epitaxial Emitter Cap, SiGe-Base Bipolar Technology With 22ps ECL Gate Delay at Liquid Nitrogen Temperature</b>	
J. Cressler, J. Comfort, E. Crabbé, J. Sun, J. Stork .....	102
<b>11.2 A New CMOS Structure for Low Temperature Operation With Forward Substrate Bias</b>	
T. Yamamoto, T. Mogami, K. Terada .....	104
<b>11.3 A High Performance Low Temperature 0.3<math>\mu</math>m CMOS on SIMOX</b>	
G. Shahidi, B. Davari, T. Bucelot, D. Zicherman, P. McFarland, A. Fink, S. Brodsky, K. Pettrilo, N. Mazzeo, R. Lombardi, M. Rodriguez, M. Polcari, T. Ning .....	106

## **Session 12: Lithography**

<b>12.1 Photolithographic System Using Modified Illumination</b>	
K. Kamon, T. Miyamoto, Y. Myoi, M. Fujinaga, H. Nagata, M. Tanaka .....	108
<b>12.2 Quarter Micron KrF Excimer Laser Lithography</b>	
M. Endo, Y. Tani, T. Koizumi, S. Kobayashi, K. Yamashita, M. Sasago, N. Nomura .....	110
<b>12.3 Application of Blind Method to Phase-Shifting Lithography</b>	
H. Jinbo, Y. Yamashita .....	112
<b>12.4 Repair Technique for Phase Shifting Masks Using Silicon-Containing Resist</b>	
H. Watanabe, E. Sugiura, T. Imoriya, Y. Todokoro, M. Inoue .....	114
<b>12.5 Lithography for 0.25<math>\mu</math>m and Below Using Simple High-Performance Optics</b>	
R. Pease, G. Owen, R. Hsieh, A. Grenville, R. von Bunau, N. Maluf .....	116
<b>Author Index .....</b>	<b>118</b>

## FOREWORD

WELCOME to Seattle for the 12th Symposium on VLSI Technology

The spread of multi-national alliances in business and technology serves to indicate the extent to which the world has shrunk and, as expected, deep-submicron VLSI technology is amongst the leaders in this trend. Yet, alliances are only one example of structural changes taking place that cut to the core of our business. The escalating cost of process R&D can only be satisfied if our technology continues to penetrate broader applications with value-added products. Thus, as always, R&D drives the reduction in cost per function which in turn stimulates the market. But, as process technology gains become more difficult to realize, we, as leaders in the selection of future technologies, need to be sure that the cost-per-function improvement opens new markets at the required rate. To this end, it has been recognized that the Symposium on VLSI Technology provides a prime forum for the discussions of issues relating to process technology options in the light of the international market place. The Symposium is co-sponsored by the IEEE Electron Devices Society and the Japan Society of Applied Physics.

The Symposium will begin with two invited papers that illustrate the close relationship between detailed technology issues and broad business implications. The first, by R. Doering of TI, explores major changes in the approach to IC manufacturing under title: "Trends in Single Wafer Processing." The second, by F. Masuoka of Toshiba, takes an equally challenging view of the incumbent DRAM business in: "Technology Trend of Flash-EEPROM: Can Flash-EEPROM overcome DRAM?"

The remainder of the Technical Program continues our excellent record of quality papers and interesting Rump Sessions. We are indebted to the program committees serving in the U.S. and Japan under the able leadership of Jim Clemens and Masao Fukuma. These committees reviewed 128 papers, of which 52 papers were selected, for an acceptance ratio of about 40%. As in recent years, we have a minimum of overlapping sessions which are confined to just Wednesday afternoon.

With the growing emphasis on technology for high-speed signals passing between transistors, the Workshop this year is appropriately entitled: "VLSI Interconnection and Packaging Technology." We thank S. Wong and T. Nishimura for arranging an excellent program on Monday. We also want to thank especially the members of the Symposium Committee who have worked so hard in bringing this Symposium together: Dick Chapman and Eiji Takeda, secretary, Hans Stork and Katsu Izumi, publications, Youssef El-Mansy and Taiji Ema, treasurer, and last but not least Bill Siu and Nobuhiro Endo, local arrangements.

The 1993 Symposia on VLSI Technology and VLSI Circuits will be held May 16 to 21 at the now permanent site of Kyoto. Please note that the Workshop is on Sunday.

Again, welcome to the 1992 Symposium. We hope that your stay in Seattle will be enjoyable and rewarding. As always, your comments and suggestions will be greatly appreciated.

Dirk Bartelink

Symposium Chairman

Shojiro Asai

Symposium Co-Chairman

## Trends in Single-Wafer Processing

Robert R. Doering

Semiconductor Process and Design Center, Texas Instruments, Inc.  
13536 N. Central Expressway, P.O. Box 655012, MS 457, Dallas, TX 75265

**Abstract** — One of the most significant trends in semiconductor manufacturing over the past three decades has been the gradual replacement of batch processing with single-wafer processing. Two other trends, the use of larger silicon wafers (to reduce manufacturing cost) and the necessity for more demanding process-performance specifications (to allow continued device/circuit scaling) have driven this move to single-wafer equipment for many processes. It is now technically feasible to produce silicon integrated circuits with 100% single-wafer processing. In the next decade, it may also become economically feasible to do so.

### INTRODUCTION — the Trend Toward Single-Wafer Processing

Commercial integrated circuit manufacturing began 30 years ago with batch processing for almost all steps. Processing many wafers simultaneously in relatively inexpensive equipment provided low-cost manufacturing for the simple commodity circuits of the SSI and MSI eras. However, for a variety of reasons, single-wafer processes have been gradually displacing their batch counterparts. Today, diffusion and wet-clean operations remain the major hold-outs for batch processing. This move toward single-wafer processing is associated with many other trends in the integrated circuit industry, e.g.: larger wafers, device/circuit scaling, more dry processes, tool "clustering," increased automation of process and factory control, and differentiated products.

The well-known trends toward smaller features, larger circuits, and larger wafers are shown in Table 1. Since 1967, the available lithographic resolution has improved approximately 20X, which indicates that a given area of silicon should now contain about 400X as many (scaled) IC components. However, the circuit complexity (as measured by random-access memory size) has actually increased 64,000X over the same period. The extra factor of 160 is partly the result of more efficient memory-cell/circuit design and partly due to the use of more silicon area for the larger memory chips.

**TABLE 1**  
**IC INDUSTRY HISTORICAL TRENDS**

YEAR	MINIMUM PATTERN	MEMORY SIZE	WAFER DIAMETER
1962	20 $\mu$ m	--	25 mm
1967	10	256 bit	25
1970	6	1 Kbit	50
1973	4	4 K	75
1976	3	16 K	75
1979	2	64 K	100
1982	1.5	256 K	125
1985	1.0	1 Mbit	150
1988	0.8	4 M	150
1991	0.5	16 M	200

To minimize the cost of the larger chips, wafer area has been increased 64X over the past 25 years. By the end of the 1990s, wafer area should quadruple again as 300-mm diameter becomes available. However, the increase in wafer diameter tends to adversely affect process equipment cost, partially offsetting the potential savings. The main contributors to this cost increase are:

1. lower tool throughput (e.g., fewer wafers per batch),
2. larger tool size, and/or
3. increased tool complexity (e.g., to maintain process uniformity across the larger wafers).

The last factor is further exacerbated by the minimum-feature scaling trend -- the process uniformity specifications get tighter even as the wafers are getting larger. One way of looking at the general trend toward single-wafer processing is to regard it as a tool optimization which tends to sacrifice the first factor in an attempt to minimize the other two cost factors. By designing a tool to process only a single wafer at a time, it becomes practical to have a small process "chamber" with very uniform distributions of reactants, energies, etc. across the face of the wafer. Particularly in the last decade, this approach has led to a succession of high-performance single-wafer tools which have contributed significantly to continued device/circuit scaling.

## THERMAL PROCESSING

The development of vertical furnace tubes has helped prolong the use of large-batch hot-wall tools into the era of 200-mm wafers and 0.5- $\mu$ m geometries. However, the advent of 300-mm wafers and sub-0.25- $\mu$ m devices will probably require mini-batch or even single-wafer equipment for sufficient control of thermally-driven processes. Several vendors already offer Rapid Thermal Processing (RTP) tools which provide direct radiant heating of single wafers, eliminating the long push/pull times required with hot-wall tubes. RTP has been experimented with for years, principally for gate oxidation and junction annealing, but has thus far been limited in IC production to "non-critical operations" (e.g., BPSG reflow) by the lack of adequate techniques for achieving good temperature uniformity across the wafer. In particular, the RTP tools commercially available today are not capable of adjusting the radiant energy distribution delivered across the wafer to compensate for the temperature- and position-dependent heat losses. However, recent advances in temperature sensors and multi-zone heat sources should allow RTP to fulfill its potential in time for 300-mm wafers.

In general, processes are not considered practical until rates of at least 10-20 wafers per hour are achieved. This is a significant challenge for single-wafer LPCVD and oxidation of relatively thick films and for single-wafer "drive" of deep diffusions (e.g., bipolar DUF and CMOS wells). Nevertheless, good progress is being made on adequate single-wafer RTP rates for LPCVD silicon, silicon dioxide, silicon nitride, and tungsten. It has also been shown that 900°C steam oxidation rates continue to increase significantly with pressure up to at least 70 atmospheres, which is practical in a small single-wafer chamber, and that device-quality thick isolation oxides can be grown at rates up to at least 3000 angstroms/min. The same type of single-wafer very-high-pressure chamber has also been used to rapidly reflow BPSG in steam or nitrogen ambients at temperatures as low as 720°C, replacing yet another conventional batch hot-wall process, but, perhaps more importantly, providing new process integration capability (e.g., enhanced compatibility of BPSG reflow with underlying silicides, shallow junctions, etc.). Technically, the most difficult type of process in which to obtain a respectable single-wafer rate is a simple, purely thermal, "deep-diffusion drive." Such processes are already usually performed at temperatures close to material limits in batch hot-wall furnaces. In some instances, the ambient has a significant effect on rate. For example, wells suitable for 0.35- $\mu$ m CMOS have been demonstrated via enhanced diffusion in ammonia at 1100°C for only 5 minutes in a single-wafer RTP reactor. This process and all of the other single-wafer examples in this paragraph were used in an experiment in which double-level-metal (DLM) 0.35-

$\mu$ m CMOS circuits were fabricated entirely without hot-wall processes of any kind and in cycle-times as short as 8 days [1].

## DRY VS. WET PROCESSES

For the purpose of this discussion, let's divide wet processing into the following categories:

1. patterned etching
2. blanket etching (unpatterned removal of a sacrificial film),
3. cleanup (removal of contamination),
4. photoresist development, and
5. spin coating.

Of these, patterned etching is the only one which has almost entirely been converted to dry processing in state-of-the-art manufacturing. This is primarily due to the ability of plasma etches to provide superior line-width control through a combination of anisotropy, uniformity, and end-point detection. In general, the trend toward single-wafer processing has also been greatly enhanced by the development of plasma processes, which have replaced not only many wet etches, but some purely-thermal (LPCVD and APCVD) depositions as well. The early plasma processes were performed in batch parallel-plate reactors, but the plasma technology is well-suited for scaling to single-wafer reaction chambers, which first became popular for the critical patterned etches.

New plasma techniques, such as "remote microwave," low-temperature substrate, and high-density plasmas (e.g., ECR and ICP) are enabling dry processes which produce less device/material damage while improving speed and etch selectivity. These properties are allowing plasma blanket etches to compete with wet chemistries in reliably stripping sacrificial films of photoresist, silicon nitride, silicon dioxide, and polysilicon. Several vendors are also offering dry "vapor-phase" equipment for processes such as blanket etch of silicon dioxide via anhydrous HF. Figure 1 shows a comparison of breakdown-voltage distributions for MOS capacitors fabricated with anhydrous HF vs. conventional aqueous HF deglaze of the sacrificial oxide removed in the pre-gate-oxidation cleanup sequence [2]. Comparisons of other parameters also indicate that the dry process performs at least as well as its wet counterpart. Work is presently underway to extend the scope of vapor-phase processing through the use of other reagents (e.g., HCl and ozone) as well as additional energy sources (e.g., UV light). It is possible that such equipment will provide dry cleanups, at least for organic contamination.




Fig. 1. Capacitor breakdown distributions for dry vs. wet deglaze of the sacrificial oxide

The removal of trace-metal and particulate contamination is perhaps the greatest technical challenge for dry processing. Some progress is being made on metal removal with vapor-phase and photo-assisted-plasma processes, but there is a long way to go. In particular, the photo-assisted processes investigated thus far tend to focus on one element at a time, which would require a long sequence of specialized cleanups. Some promising university research on "dry" particle removal has employed condensation of water vapor around particles which are then removed from the wafer surface by freezing and sublimation or laser-induced evaporation. Before these or other exotic dry techniques are perfected, it is possible to replace batch cleanups with relatively straight-forward single-wafer wet processing, which is just now becoming available for operations like post-ash photoresist cleanup. The main challenge in single-wafer wet processing, as in many single-wafer processes, is to achieve adequate throughput. At present, 20 wafers/hour appears feasible.

Dry photoresist development is also already commercially available -- in the form of the "DESIRE" process, which involves selective silylation and subsequent plasma "etching" of a specially formulated photoresist. Because of its inherent surface-imaging qualities this process is generally useful for extending optical lithography. However, it is presently competing with other extension techniques, such as Deep-Ultra-Violet (DUV) exposure, phase-shift masks, and anti-reflection coatings (ARC). It is always difficult to forecast "market-share" for such competing technologies, especially since the early technical evaluation is so difficult that the outcome may ultimately be determined by subtle factors in development investment decisions. Fortunately, the advantages of dry photoresist development are complementary to those of phase-shift masks and DUV exposure [it has been demonstrated at KrF (248-nm) and ArF (193-nm) excimer-laser wavelengths as well as g-line (436-nm), and i-line (365-nm) mercury-lamp]. Thus, even if it's wide-spread use is

delayed by these other techniques, it may eventually be used in conjunction with them to push optical lithography to its ultimate limits.

Wet spin coating is primarily used in IC manufacturing to deposit photoresist and "spin-on-glass" (SOG) films. SOG is good for low-temperature filling of crevices, but will almost certainly become obsolete as dry techniques for depositing dielectrics continue to improve. Spin coating of photoresist has been dominant for so long that it's hard to imagine its replacement with a dry process. However, an eventual move to 193-nm lithography could provide an opportunity for CVD photoresist, since at such short wavelengths some inorganic materials (e.g.,  $\text{WO}_3$ ) can be exposed and "developed."

## CLUSTER TOOLS

As more single-wafer operations become available, especially in dry form, it is increasingly attractive to "cluster" these processes via single-wafer modules which share wafer-handling and computer-control systems provided by a "host" machine. Not only does this reduce the overall cost of equipment (including maintenance), it also allows an efficient "pipelining" of wafers, especially through critical process sequences. A few years ago there was widespread concern about the reliability of tools which shared subsystems between modules. Recent sales trends indicate that many customers are now comfortable with at least up to three modules per cluster, and there are now hosts on the market which can support ten or more process chambers.

## PROCESS AND FACTORY CONTROL

Cluster tools provide excellent platforms for in-situ sensors and real-time process control, as well as for real-time factory control through "seamless" interfaces to sophisticated Computer Integrated Manufacturing (CIM) systems. In fact, the main potential benefit of single-wafer processing is improved process control -- resulting not just from particular process hardware advantages such as have been mentioned in the previous sections, but also from the opportunity to use information collected from individual wafers processed rapidly and sequentially through a "single position" in each chamber. It's obviously possible, and valuable, to gather wafer-level data correlated with the multiple positions in batch tools; however, the "information density in both time and space" will typically be much lower than for single-wafer processing. As wafers continue to get larger and, in more instances, bear application-specific circuits of greater value, the risk of committing a large number of wafers simultaneously to a batch process, especially late in the process flow, becomes very significant.

Ideally, a process-control engineer would like processes with in-situ sensors measuring all of the important process-state and wafer-state parameters in real time. This will probably present an open-ended challenge for integrated-circuit manufacturing, but significant progress is being made, particularly for single-wafer processes which provide better access for sensors and smaller volumes to characterize. The design of such sensors should be an integral part of an overall chamber/process design based on models of gas flow, heat flow, chemical reactions, etc. A few under-utilized CAD tools are now available in this area, but better tools and chemical models are needed. In some cases where it is not yet feasible to measure a wafer-state parameter during the process, it will continue to be desirable to make between-process measurements. Today such measurements are performed almost exclusively in separate metrology tools, but in the future, they may be available from sensors mounted in the load-locks or "auxiliary chambers" of cluster tools, so that they add little if anything to the overall cycle-time for a process flow.

There is still some controversy over how best to use real-time or between-process data. The "conservative" view is that it should be reserved for purely diagnostic purposes and that process hardware should only be improved/repaired, not guided to a process target by "tweaking recipes." However, the minimum-cost solution to keeping up with the twin challenges of larger wafers and continued device/circuit scaling will almost certainly contain a large component of automated "control-to-target" methodology, going beyond today's manual "control-limit" approach. In fact, end-point control of plasma etch is already a well-accepted step in this direction.

### MANUFACTURING CYCLE-TIME

One of the most interesting potential uses of single-wafer processing is to achieve very fast manufacturing cycle times on small lots. This can be used in process-development, circuit prototyping, small-volume ASIC runs, or other applications where short cycle time is more valuable than lowest possible wafer cost. Figure 2 shows a comparison of hypothetical "conventional" (today's typical mix of batch and single-wafer tools) and "cluster" (all single-wafer tools) fabs of about 5000 wafer/month capacity [3]. At maximum throughput, the minimum wafer costs are comparable (the difference shown is less than the uncertainties in the assumptions of the models). However, the "cluster" fab is clearly much more economical for operation at short cycle times.




Fig. 2. Comparison of "conventional" and "cluster" fabs




Fig. 3. Cycle-time vs. throughput and lot size in a small "cluster-tool fab"

Even though the "cluster" fab uses all single wafer tools, its operating characteristics are still very sensitive to "lot size," which determines the degree of "pipelining" as the wafers are processed through the individual steps. Figure 3 illustrates the influence of lot size on the tradeoff between throughput and cycle-time. All of the tools required for such a fab are not yet commercially available. However, the trends in single-wafer processing are consistent with the opportunity for such facilities within this decade.

### REFERENCES

- [1] R.A. Chapman, et al., "Fast-Flow Sub-Half Micron CMOS Using Buried-Channel PMOS with Split-Deposition Gate," 1992 Symposium on VLSI Technology, June 2-4, 1992.
- [2] P. Chatterjee, "ULSI-Market Opportunities and Manufacturing Challenges," 1991 IEDM Digest, pp. 11-17.
- [3] S. Wood and K.C. Saraswat, "Modeling the Performance of Cluster-Based Fabs," Proceedings of the International Semiconductor Manufacturing Science Symposium, May 20, 1991.



# Technology Trend of Flash-EEPROM

## — Can Flash-EEPROM overcome DRAM? —

FUJIO MASUOKA

Toshiba Corporation ULSI Research Center  
1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan

### ABSTRACT

Flash EEPROMs will stir additional progress in semiconductor memories. While DRAMs play a key role in computer memories, they cannot replace hard and floppy disks—but Flash EEPROMs can, so markets for these devices may grow larger than DRAM markets.

### INTRODUCTION

In 1971, Intel of the UNITED STATES introduced the i-1103 1k-bit DRAM as the first semiconductor memory to replace magnetic core memories. Before then, computer main memories always consisted of magnetic memories, but Intel's DRAM featured dramatically better performance than magnetic core memories. With access speeds thousands of times faster than magnetic core memories, the 1k-bit DRAM occupied hundreds of times less space and suffered hundreds of times less power loss. Within several years, DRAMs completely replaced magnetic core memories in computers. In 1991, 20 years after Intel released the 1k-bit DRAM, the semiconductor industry began mass-producing 4M-bit DRAMs.

Figure 1 illustrates the market scale for different kinds of memory devices along the horizontal axis and the performance of each device along the vertical axis. As the main memory device, DRAMs reach an international market scale of ¥1 trillion.

The progress in DRAM technology from 1k-bit in 1971 to 4M-bits in 1991 substantially affects everyday life.

### Applications Among Magnetic Disks

Compared with the DRAM market, the markets for hard and floppy disks are several times larger. Magnetic storage media remains a compelling force in the memory industry because this format offers two crucial features not available with




Fig. 1 Hierarchy of the memories in a computer system

semiconductor memories. First, magnetic media memories are nonvolatile: they retain stored data even when the power goes off. DRAMs are a volatile medium, losing data when the power shuts down. Secondly, magnetic media products offer a low cost-per-bit.

In an attempt to develop a non-volatile semiconductor memory, F. Masuoka presented Flash-EEPROM at IEDM in 1984. Flash EEPROMs can replace hard and floppy magnetic disks. As the first general-use memory device from Japanese manufacturers, flash EEPROMs hold the key to enormous market expansion.

### FLASH EEPROM

In 1971, Intel introduced an EPROM that used ultraviolet processes for the erase function; this model was known as FAMOS. Since then, as Figure 2 shows, manufacturers have developed a number of non-volatile memories with floating gates. The top portion of Fig. 2 outlines Intel developments, while the bottom portion depicts Toshiba developments. In 1972, Toshiba offered a two-layer, polysilicon EPROM it called SAMOS. This model contrasted with the one-layer polysilicon FAMOS.