

2001

INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS

**PROCEEDINGS OF** 

TECHNICAL PAPERS

1

IEEE Catalog Number: 01TH8517

April 18-20, 2001 LAKESHORE HOTEL, HSINCHU, TAIWAN, ROC



2001

INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS

**PROCEEDINGS OF** 

TECHNICAL PAPERS

001779

April 18-20, 2001 LAKESHORE HOTEL, HSINCHU, TAIWAN, ROC

oc 530/8/0t

#### **Copyright and Reprint Permission Statement**

#### FOR PRINT VERSION

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 2001 by the Institute of Electrical and Electronics Engineers, Inc and Industrial Technology Research Institute.

IEEE Catalog Number:

01TH8517

ISBN:

0-7803-6412-0

ISSN:

1524-766X

#### **Publication Office**

**ERSO/ITRI** 

A5300, Bldg. 11, 195-4, Chung Hsin Rd. Chutung, Hsinchu, Taiwan 31015, R.O.C.

Tel: +886-3-591-3478 Fax:+886-3-582-0221

E-mail:annielee@itri.org.tw

#### **IEEE Technical Activites**

445 Hoes Lane, P.O. Box 1331 Piscataway, NJ 08855-1331 U.S.A.

Tel: (732)562-3872 Fax: (732)981-1769

E-mail: tab-proceedings@ieee.org

#### **FOREWORD**

The objective of the International Symposium on VLSI Technology, Systems, and Applications is to bring together scientists and engineers actively engaged in research and development on VLSI technology, systems, and applications from all over the world to discuss current progress in this field with the subject experts from Taiwan's local industry. The Organizing Committee for the 2001 VLSI-TSA has decided to shift the conference from the traditional June time frame to April, the beautiful spring season in Taiwan. We have also moved the conference location from Taipei to Hsinchu, the center of advanced integrated circuit design & manufacturing in Taiwan.

There are three keynote speeches delivered by the leading thinkers from the US, Europe, and Japan to position the theme of the 2001 VLSI-TSA on Systems and Complexities. The scaling of silicon technology provides the possibility of creating complete systems on one integrated-circuit chip. In "Systems on a Chip from a System's Perspective", Gene Frantz (Senior Fellow, Texas Instruments, USA) discusses the why, when and who of SOC to dramatically improve system level performance, cost and power. In "Future is in Wireless", Heikki Huomo (Vice President, Research and Technology Access, Nokia, Finland) details how wireless terminal manufacturers address the various design challenges in RF and baseband to ensure fast product creation with rapidly increasing system complexity in the Third Generation mobile communications systems for wireless Internet. Toyoki Takemoto (Executive Vice President, STARC, Japan) describes including the promotion of industrial/academic joint projects and precompetitive R&D activities on circuits and systems in "Joint Activity for Semiconductor R&D and role of Semiconductor Technology Academic Research Center (STARC)".

Invited papers are the backbone of VLSI-TSA to set the stage for technical interactions. We are very fortunate to have the following six invited presentations in the technology area to discuss advanced technology trends and their optimization for various applications: Ghavam Shahidi (IBM) on "SOI Technology for GHz Era", Bunji Mizuno (Matsushita) on "Ultra Shallow Junction Doping Technology for Sub-100nm CMOS", Kinam Kim (Samsung) on "1T-1C FeRAM Technology", David Bishop (Lucent) on "Silicon Micromachines for Lightwave Networks: Can Little Machines Make It Big?", Joachim N. Burghartz (Delft University of Technology) on "Tailoring Logic CMOS for RF Applications", and M. Houssa et al. (Katholeike Universiteit Leuven and IMEC) on "Electrical and Physical Characterization of High-k Delectric Layers".

On the Circuits and Applications side, we have eight strong invited talks on advanced issued ranging from systems design to CAD methodology: Bob Brodersen (University of California, Berkeley) on "The Case against Software for System-on-a-Chip Design of Wireless Systems", Joseph Williams (Agere) on "Architectures for Network Processing", Kamran Azadet et al. (Agere) on "DSP Implementation Issues in 1000BASE-T Gigabit Ethernet", Josef Fenk (Infineon) on "Highly Integrated RF-IC's for GSM, DECT, and UMTS Systems - Status Review and Development Trends", Albert Theuwissen (Philips) on "CCD or CMOS Image Sensors for Consumer Digital Still Photography?", Paul Stravers et al. (Philips) on "Homogeneous Multiprocessing and the Future of Silicon Design Paradigms", Osamu Takahashi (IBM) on "High-Speed, Power-Conscious Circuit Design Techniques for High-Performance Computing", and Ward Vercuysse (Sun) on "CAD Infrastructure for High Performance Design".

The main contents of VLSI-TSA are the contributed papers. This year, the conference has attracted about 120 excellent submissions from all over the world, representing original works on the latest advances in the area of VLSI technology, circuits and applications. The Technical Program Committee has selected 66 papers for presentation with 33 in the Technology area and the same amount in the Circuits and Applications domain.

We like to thank the keynote, invited and contributed authors for their original and hard work. Appreciations are also extended to all the Technical Program Committee members for their efforts in reviewing and selecting the papers. We like to express special thanks to the Subcommittee Chairs for their great assistance with putting together an excellent technical program. Finally, we are most appreciative of the dedication and tireless efforts by Ms. Annie Lee in arranging all of details of this Technical Digest as well as the whole of 2001 VLSI-TSA.

Technical Program Committee Chair

Ran Yan Bell Laboratories, Lucent Technologies

## **CONTENT**

PLENARTY SESSION

K1 System on a Chip: A System Perspective	
Gene A. Frantz.	1
K2 Future is in Wireless	
Heikki Huomo	6
K3 Joint Activity for Semiconductor R&D and Role of Semiconductor Technology Academic Research Center (ST.	ARC)
Toyoki Takemoto	7
SESSION T1 Advanced Device Technology and Reliability	
• SOI Technology for the GHz Era (Invited)	
Ghavam Shahidi	11
T11 A 50nm Vertical Si <sub>0.70</sub> Ge <sub>0.30</sub> /Si <sub>0.85</sub> Ge <sub>0.15</sub> pMOSFET with an Oxide/Nitride Gate Dielectric	
P. Verheyen, N. Collaert, M. Caymax, R. Loo, M. Van Rossum, and K. De Meye	15
T12 Threshold-Voltage Anomaly in Sub-0.2 μ m DRAM Buried-Channel pFET Devices	
C. S. Murthy, R. Katsumata, S. Inaba, R. Rengarajan, P. Oldiges, and P. Ronsheim	19
T13 Nanoscale CMOS at Low Temperature: Design, Reliability, and Scaling Trend	
B. Yu, H. Wang, C. Riccobene, H.S. Kim, Q. Xiang, M.R. Lin, L. Chang, and C. Hu	23
<ul> <li>Ultra Shallow Junction Doping Technology for Sub-100nm CMOS (Invited)</li> </ul>	
Bunji Mizuno	26
T14 Extraction of Impurity Concentration Profiles by the DCIV Method	
Yih Wang and Chih-Tang Sah	29
T15 New Experimental Evidences of the Plasma Charging Enhanced Hot Carrier Effect and Its Impact on Surface	Channel CMOS
Devices	
S. J. Chen, C. C. Lin, S. S. Chung, and H. C. Lin	33
T16 New Insights into Breakdown Modes and Their Evolution	
H.C. Lin, D. Y. Lee, C. Y. Lee, T.S. Chao, T. Y. Huang, T. Wang	37
T17 Investigation on ESD Robustness of CMOS Devices in a 1.8-V 0.15-Micron Partially-Depleted SOI Salicide CM	AOS Technology
M. D. Ker, K. K. Hong, T.Y. Chen, Howard Tang, S. C. Huang, S. S. Chen, C. T. Huang, M. C. Wang,	
and Y. T. Loh	41
SESSION C1 Wireless	
Wireless System-on-a-Chip Design (Invited)	
Bob Brodersen	45
C11 Key Specifications and Implementation of WCDMA Receiver	
Bala Ramachandran, John Vasa, and Aravind Loke	49
C12 A 200MHz Analogue-ROM Based Direct Digital Frequency Synthesiser with Amplitude Modulation	
Sunay Shah and Steve Collins	53
C13 Early-Late Gate Receiving for Bluetooth Packet	
Chia-Sheng Peng, Ming-Hung Chang and Kuei-Ann Wen	57

	Joseph Williams	61
	The Simple Link Protocol: A Zero-Overhead Packet Delineation Scheme for High-Speed Ethernet	
	Thomas E. Truman, Lei-Lei Song, and Kameran Azadet	65
	Design of k-WTA/Sorting Network Using Maskable WTA/MAX Circuit	
	Chi-Sheng Lin, Shin-Hong Ou, and Bin-Da Liu	69
	Design and Implementation of a Routing Switch for Irregular Interconnection Networks  Hsin-Chou Chi and Chia-Ming Wu	
	Silicon RF IC 's for a DCS1800 Base Station Receiver Downconverter	/3
	Olga Boric-Lubecke, Jenshan Lin, Penny Gould, Chris Zelley, and Ran-Hong Yan	77
	Orga Borte-Lubecke, Jenshan Lin, Fenny Gould, Chris Zeney, and Ran-Hong Fan	/ /
SES	SSION T2 DRAM and Embedded DRAM Technology	
·		
• 1	T-1C FRAM (Invited)	
ŀ	Kinam Kim	81
T21 A	Array Transistor Design Challenges in Trench Capacitor	
}	Yujun Li, Jai-hoon Sim, Jack Mandelman, Kevin McStay, Qiuyi Ye, and Gary Bronner	85
T22 N	Nitride Framed Shallow Trench Isolation (NFSTI) for Self-aligned Buried Strap in High Performance Trench Capacitor DRA	4M/
e	e DRAM	
	B. Kim, Y. Fukuzaki, G. Worth, J. Nuetzel, G. Williams, B. Lee, Y. Takegawa, S. Halle, T. Rupp, A. Sudo, R. Divakaruni, R. Sriniva	
T	T. Mii, and G. Bronner	89
	Effect of Enhanced Nitridation in PECVD-Ti Process for Sub-0.2 μ m Metal Bit-Line Common Contact Process	
ŀ	Hee Sook Park, Kwang Jin Moon, Myoung Bum Lee, Sang Bom Kang, Gil Heyun Choi, Young Wook Park, and Joo Tae Moon	93
	A Lithographically-Friendly 6F2 DRAM Cell	
	S. Bukofsky, J. Mandelman, A. Thomas, C. Radens, and G. Kunkel	97
	Device Equivalence of Logic Performance in 0.18 $\mu$ m and Extension to 0.13 $\mu$ m Embedded DRAM Technology	
	Satya N. Chakravarti, Rhys Weaver, S. Sundar Kumar Iyer, Terrence Hook, Andrej Sierakowski, Kevin Winstel, Juergen Spieck,	
	D. P. Prakash, Xiaowei Tian, Norman Robson, Helen Wang, William Stillman, James Rice, Bertrand Flietner, Le-Tien Jung,	
	and Subramanian S. Iyer	101
	Low Temperature Capacitor Technology for Embedded DRAM	
C	C.G. Lo, C.H. Yu, W.T. Chien, and H.J. Huang	105
SES	SSION C3 Communication IC s	
• D	OSP Implementation Issues in 1000BASE-T Gigabit Ethernet (Invited)	
	Kamran Azadet	100

C32 A Pipelined 14-Tap Parallel Decision-Feedback Decoder for 1000BASE-T Gigabit Ethernet

## SESSION C4 Mixed Signal

<ul> <li>Highly Integrated RF-IC's for Digiral Cellular 2G and Cordless Systems - A Status Review and Development Trends (Invited)</li> <li>Josef Fenk</li></ul>
C41 Low Voltage CMOS Fully Differential Active Inductor and Its Application to RF Bandpass Amplifier Design
Apinunt Thanachayanont
C42 Novel Implementation of 6th Order Mash Delta-Sigma Modulators for Wideband and Multi-Standard Applications
Kei-Tee Tiew, A. J. Payne, and P. Y. K. Cheung
C43 A Cost Effective Binary FSK Demodulator for Low-IF Radios
Kuang-Hu Huang and Chorng-Kuang Wang
SESSION T3 Advanced Memory and RF/SoC Technology
Silicon Micromachines for Lightwave Networks: Can Little Machines Make It Big? (Invited)  David Bishop
T31 Demonstration of a Flash Memory Cell with 55A EOT Silicon Nitride Tunnel Dielectric
Ashot Melik-Martirosian (1), T.P. Ma (1), X.W. Wang (1), and X. Guo (2)
T32 High Quality Interpoly Dielectrics Deposited on the Nitrided-Polysilicon for Nonvolatile Memory Devices
Tien Sheng Chao (1), Wen Luh Yang (2), Chun-Ming Cheng (2), Tung Ming Pan (3), and Tan Fu Lei (3)
T33 A Programming Method for Multilevel Analog Flash Memory Using Coarse and Fine Sequence
Albert V. Kordesch, Saleel Awsare, James Brennan, Jr., Ping Guo, Mark Hemming, Peter Holzmann, Chun-Mai Liu, and Ken Su146
• Tailoring Logic CMOS for RF Applications (Invited)
Joachim N. Burghartz
T34 High Quality Factor Silicon-Integrated Spiral Inductors Achieved by Using Thick Top Metal with Different Passivation Schemes
Shao-Fu Chu, K. W. Chew, W. B. Loh, Y. M. Wang, B. G. Onn, Y. Ju, J. Zhang and K. Shao
T35 Effects of Polysilicon Shield on Spiral Inductors for Silicon-Based RF IC 's
C. B. Sia, K. S. Yeo, W. L. Goh, T. N. Swe, C. Y. Ng, K. W. Chew, W. B. Loh, Sanford Chu, and Lap Chan158
T36 A High-Performance CMOS Device with Inverter Delay 13ps at 1.2V Power Supply
T.P.Chen, S. Biesemans, S. M. Cheng, Jerry Hong, Y. S. Huang, Y. C. Cheng, K. Holihan, L. K. Han, T. Schafbuer, C. Wann, and J.K. Chen
T37 Characterization of an Embedded Micro-Heater for Gas Sensors Applications
M. Baroncini, P. Placidi, A.Scorzoni, G.C.Cardinali, L. DORI and S. Nicoletti
164
SESSION C5 Multimedia Processing
• CCD or CMOS Image Sensors for Consumer Digital still Photography? (Invited)
Albert Theuwissen
C51 Algorithmic Complexity, Motion Estimation and a VLSI Architecture for MPEG-4 Core Profile Video Codecs
Walter Stechele
C52 A System Manager for Network System-on-a-Chip Designs with Various Memory Access Types
Youngsik Kim, Young-Wan Kim, Soon-Jae Won, Jae-Shin Lee, Dae-Bong Choi, Won-Tae Kim, Tae-Hack Lee, Tae-Yong Kim176
C53 Analysis and Architecture Design of Lifting Based DWT and EBCOT for JPEG 2000
Chung-Jr Lian, Kuan-Fu Chen, Hong-Hui Chen, and Liang-Gee Chen
180

Homogeneous Multiprocessing and the Future of Silicon Design Paradigms (Invited)  Paul Stravers	104
C54 Design and Implementation of a Parsing Coprocessor for MPEG-4 Video System-on-Chip Solution	104
Yung-Chi Chang, Hao-Chieh Chang, and Liang-Gee Chen	188
C55 An Analog and Digital Record, Playback and Processing System Using A Coarse-Fine Programming Method	100
Peter Holzmann, Geoffrey B. Jackson, Aditya Raina, Hung-Chuan Pai, Ming-Bing Chang, Saleel V. Awsare, Lawrence D. En	oh Olivar C
Kao, Carl R. Palmer, Chun-Mai Liu, Albert V. Kordesch, Ken Su, and Mark Hemming	
Kao, Cari K. I annet, Chuir-iviai Liu, Aibert V. Kotuescii, Keii Su, and iviaik Heinithing	192
ESSION T4 Advanced Gate Dielectric	
Electrical and Physical Characterization of High-k Delectric Layers (Invited)	
M. Houssa	196
T41 Thermally Stable Ultra-Thin Zr Silicate for CMOS Application	
Z.J. Luo, T. P. Ma, E. Cartier, M. Copel, T. Tamagawa, Bret Halpern	200
T42 Sub-Quarter Micron Si-Gate CMOS with ZrO2 Gate Dielectric	
C. Hobbs, L. Dip, K. Reid, D. Gilmer, R. Hegde, T. Ma, B. Taylor, B. Cheng, S. Samavedam, H. Tseng, D. Weddington,	
F. Huang, D. Farber, M. Schippers, M. Rendon, L. Prabhu, R. Rai, S. Bagchi, J. Conner, S. Backer, F. Dumbuya, J. Locke,	
D. Workman, and P. Tobin.	204
T43 Ox/Nitride Gate Stack for Sub-Quarter-Micron CMOS Devices Prepared by RTCVD	
M.F.Wang, C.H.Chen, M.C.Yu, T.H.Hou, Y.M.Lin, S.C.Chen, Y.K.Fang, C.H.Yu, and M.S.Liang	208
T44 Thickness Measurement of Ultra-Thin Gate Dielectrics under Inversion Condition	200
W. J. Zhu, Mukesh Khare, J. Snare, P. R. Varekamp, S. H. Ku, P. Agnello, T. C. Chen, and T. P. Ma	212
T45 New Stack Gate Insulator Structure - Reduce FIBL Effect Obviously	
Chen-Hsiao Lai, Ling-Chang Hu, Hai-Ming Lee, Long-Je Do, Ya-Chin King	216
T46 Impact of 0.25 µm Dual Gate Oxide CMOS Process on the Flicker Noise Characteristics of Multi-Fingered MOSFETs	
Applications	or wheless
K. W. Chew, K. S. Yeo, Shao-Fu Chu, and Y. M. Wang	220
	220
SESSION C6 Specialized Circuit Techniques	
C61 A 5-GHz Band CMOS Low Noise Amplifier with a 2.5 DB Noise Figure	
Eric H. Westerwick	224
C62 An Efficient Clock Scheme for Low-Voltage Four-Phase Charge Pumps	
Hongchin Lin, and Nai-Hsien Chen	228
C63 ESD Protection Strategy for Sub-Quarter-Micron CMOS Technology: Gate-Driven Design versus Substrate-Trigger	
Tung-Yang Chen and Ming-Dou Ker	_
C64 The Design of Automatic-Lock-Automatic-Retrieve Single-Chip IPM	
Lon-Kou Chang, and Ming-Yui Tsai	236
C65 On-Chip ESD Protection Design for GHz RF Integrated Circuits by Using Polysilicon Diodes in Sub-Quarter-Micron CM	
Chyh-Yih Chang and Ming-Dou Ker	
C66 A Programmable BIST for Embedded SDRAM	240
Belle Wei, Mike Zhang, and Derek Tao	244
C67 Fast Placement-Dependent Full Chip Thermal Simulation	44
Zhiping Yu, Dan Yergeau, Robert W. Dutton, Sam Nakagawa, Norman Chang, Shen Lin, Weize Xie, and Jeff Deeney	240

T51 A Method of Analyzing the F Base Strip Process Effect to the Polycide Film	
Pin-Yi Hsin, So-Wen Kuo, and Yu-Lun Lin	253
T52 A Study on Fluorine Diffusion out Effect of FSG with Different Cap Oxide and Liner Oxide	
P.F. Chou, Y.L. Cheng	257
T53 Integration of CVD W on MOCVD TiN	
C.M. Wu, M.Y. Wang, S.L. Shue, C.H. Yu, and M.S. Liang	261
T54 Stack Capacitor Integration with Buried Oxygen Barrier Using Chemical Mechanical Polishing of Noble Metals	
R. F. Schnabel, G. Beitel, P. Bosk, C. Dehm, A. Hauser, I. Kasko, G. Mainka, T. Mikolajick, H.D. Mullegger, N. Nagel, M. I Poppa, C. Sarma, U. Scheler, and V. Weinrich	Rohner, S.
T55 Investigation of Sputtered TaCx and WCx Films as Diffusion Barriers for Cu Metallization	204
Hao Yi Tsai, Shui Jinn Wang, and S. C. Sun	267
T56 A Study of Bimodel Distributions of Time-to-Failure of Copper via Electromigration	207
J. B. Lai, Y.P. Wang, S.H. Chang, R.L. Hwang, Y.S. Huan, J.L. Yang, and C.S. Hou	271
T57 Isothermal Wafer-Level Electromigration Test for the Characterization of Metal System Reliability Monitoring	
C.Y. Kuo, H.C. Yuan, S.C. Lee, S.Y. Lee, L.H. Chu, R.Y. Shiue, John T. Yue	275
	4/3
Osamu Takahashi	
J.B. Kuang, and C.T. Chuang.	283
C72 Performance Analysis of Tapered Gate in PD/SOI CMOS Technology	
W. Hwang, C.T. Chuang, B.W. Curran, and M.G. Rosenfield.	287
C73 High-Speed Bit-Parallel Systolic Multipliers for A Class of GF (2m)	
CAD Infraction than 6 and Jau-Yien.	291
CAD Infrastructure for High Performance Design (Invited)  Cary Chin	
Cary Chin	295
C74 New Efficient Low-Complexity Architecture for Performing Inversion and Divisions	
Chung-Hsin Liu C75 Using Syndrome Compression for Memory Built-in Self-Diagnosis	299
Jin-Fu Li, Ruey-Shing Tzeng and Cheng-Wen Wu.	303
C76 Level Shifters for High-Speed 1-V to 3.3-V Interfaces in a 0.13 $\mu$ m Cu-Interconnection/Low-K CMOS Technology  Wen-Tai Wang, Ming-Dou Ker, Mi Chang, Chiang, and Chang, H. i. Cl.	
Wen-Tai Wang, Ming-Dou Ker, Mi-Chang Chiang, and Chung-Hui Chen	307
Session Information	Ī
Symposium Organization	Т

### System On A Chip: A System Perspective

Gene A. Frantz TI Sr. Fellow Texas Instruments Inc. Houston, TX 77251

#### INTRODUCTION

Technology advances are providing us with an overwhelming capability to create new products that will impact the way we work, live, learn and play. Integrated circuits are getting smaller and at the same time are faster, lower cost and lower power dissipation. We are, at the same time, integrating more on to a single device. The ability to put a complete system on one device is now a practical option.

But, with the ability to create a complete "System On a Chip" (SOC) there comes the responsibility to do it wisely. The remainder of this paper will take a system's perspective of SOC. First, a quick look back at several examples of SOC. Then a discussion of why and how one should use SOC technology. Finally, a discussion on whom should design SOC.

#### **EXAMPLES OF SOC**

Over the last couple of decades, I have been part of many product developments that took advantage of the SOC concepts, as best that they could, at that time. The examples that I will use are the Calculator, modem and cellular phone.

#### Calculators

My first introduction to the concept of SOC was through my first job in TI's Calculator Division. The goal was, with out doubt, to do a single chip calculator: The whole system on a chip. Obviously, we made it. The calculator became four components: Keyboard, Display, Substrate and an Integrated Circuit.

This is a good point in the discussion to begin a working definition of SOC. The reason? It is obvious that we did not put the whole calculator on a single chip. We did not integrate the keyboard and display on the chip with the rest of the electronics. So, SOC, does not mean the whole system on a chip, but only a part of it. I guess this should be obvious.

#### Modems

The evolution of the modem is an example where SOC can be taken too far. The programmable Digital Signal Processor (DSP) was introduced to the modem industry at about the time of the 2400 bit per second modem, the V.22bis modem. From that point on, modems used DSPs and the data rates began to rapidly grow from 2400 to 9600, to 19.2K, 28.8K, 33.6K to 56K. Each new modem standard was

effectively a new software program on a DSP platform. This isn't totally correct as new DSP platforms with higher performance also had to be created.

Each time a new standard was introduced to the market, it sold for about \$200.00. As it became popular, its price was \$150.00. At its peak of popularity, its price reduced to about \$100.00. Then, finally, one manufacturer would declare victory with a SOC offering at \$69.95. But, by then, the new standard had been introduced at \$200.00.

This cycle occurred time after time. The manufacturers who made money were those who entered early. Those who entered late with a SOC solution didn't.

#### Cellular Phones

The latest example of SOC is the Cellular Phone. The demand for Cellular Phones is overwhelming. The number of units shipped is in the hundreds of millions per year. Such a run rate is certain proof for the need of a SOC solution; and, it has. The design has been reduced to a small number of devices. But it is still not a complete System on a Chip. Figure 1 is a picture of one of the chips in a Cellular Phone. It is the Digital Base band chip. It has on it a microprocessor, DSP, ASIC, Memory and some analog.




Figure 1. The Digital Base band device which is used in many Digital Cellular phone systems. It includes a microprocessor, DSP, ASIC, Memory and some analog.

So, we might say that an additional aspect of SOC is that it does not require that the whole system be integrated be integrated on one device.

Now that we have looked at a few examples of SOC, I would like to look at why we should use SOC technology.

#### WHY USE SOC

There are many reasons for using SOC concepts. They include:

Increased system performance

Reduced system power dissipation

Reduced system cost

Smaller system size

System considerations

Seems like the right thing to do

I would like to look at each of these reasons, one at a time. First, I'll look at increased system performance.

#### Increased System Performance

System performance has had a long history of doubling every eighteen months. A colleague and I put together a chart about 10 years ago showing how the performance of Digital Signal Processors had progressed. We included a prediction based on the trend that we had seen. It looked a bit like Table 1.

		Typical 982 DSP	1	Typical 1992 DSP	Typical 2002 DSP		
Die size	٠	50 mm	•	50 mm	•	50 mm	
Technology	٠	3μ	٠	0.8μ	•	0.18μ	
MIPS	٠	5	•	40	٠	2000	
MHz	٠	20	•	80	•	500	
RAM	٠	144W	•	1KW	•	16KW	
ROM	٠	1.5KW	•	4KW	•	64KW	
Price	٠	\$150.00	•	\$15.00	•	\$1.50	
Power/MIPS	٠	250 mW	•	12.5 mW	•	0.1 mW	
Transistors	•	50K	•	500K	•	5 <b>M</b>	
Wafer size	٠	3"	•	6"	. •	12"	

Table 1. DSP trends from 1982 to 1992 with a projection to 2002.

This table was updated recently to not only correct our poor prediction of 2002, but to extend the prediction to 2010. Table 2 shows this update.

The interesting point to be made in this new prediction is that the DSP in 2010 will have a performance of fifty thousand MIPS with a die size of only 5 square millimeters.

Assuming that we will easily be able to manufacture devices of 100 to 150 square millimeters, we will be able to put 20 to 30 of these DSPs on one device. This means that we will have devices with one trillion to 3 trillion instructions per second available.

	<u>1980</u>		<u>1990</u>		<u>2000</u>		<u>2010</u>	
Die size (mm) .	50	٠	50	٠	50	٠	5	
Tech (uM) +	3	•	0.8	٠	0.1	٠	0.02	
MIPS +	5	٠	40	٠	5,000	٠	50K	
MHz ◆	20	٠	80	٠	1,000	•	10K	
RAM (bytes) .	256	٠	2K	٠	32K	•	1M	
Price ◆	\$150.00	٠	\$15.00	٠	\$5.00	٠	\$0.15	
Pwr (mW/MIPS) •	250	•	12.5	٠	0.1	٠	0.001	
Transistors •	50K	٠	500K	٠	5M	٠	50M	
Wafer size •	3"	•	6"	•	12"	٠	12"	

Table 2. Updated performance trends of DSP devices.

#### Reduce System Power

As I will discuss later in the section on system considerations, power dissipation is becoming, if not already, a significant part of performance. Several years ago I plotted the power dissipation of DSPs to see what the trend would tell us about the past and future of DSP devices. The results of that study showed that the trend for power dissipation seemed to follow similar behavior to Moore's Law. What I found was the power dissipation, per MIPS, was reduced to half every eighteen months. I named this "Gene's Law" (see Figure 2).

At this rate of decrease, the power dissipation of DSPs will be in the order of 1 micro-watt per MIPS by the year 2010. This will change the way we look at products.




Figure 2. "Gene's Law". Power dissipation of DSP devices since 1982, in mW/MIPS. The trend line shows the power dissipation to decrease to one half power every eighteen months.

#### Smaller system size

At the same time performance is increasing and power dissipation is decreasing; the size of integrated circuits are also decreasing. At the same time, more is being put on the devices. The implication is that the size of products is also decreasing. But, before we get carried away with the idea of a cellular phone in the ear, or a video phone on our watch, we need to consider the size constraints at the system level.

In spite of our efforts in integrated circuit technology, hand held will remain the same size, the pocket will stay the same size, and even the desk top will maintain the same size constraints. So, the major impact on the size of the end product will not be the integrated circuits, but will be the human factors.

#### System considerations

Performance, power and size will not be the significant issues in creating new, innovative products that will impact society over the next decade. I believe that the major issues will be system level considerations. These issues can be summarized by three concepts:

The Three Vectors of Value

The Value of Time

The Value of Complexity

The big win of System On a Chip is the impact that it has had on three different vectors of value. These vectors are shown in Figure 3. They are Performance, Cost and Power. Each time we advance the state of the art of integrated circuit technology three things happen: 1) the performance of the device increases, 2) the power dissipation is reduced and 3) the cost of the device is reduced. Actually a fourth impact happens - ore can be integrated onto the same device. But, for the moment, I will focus on the first three.




Figure 3. The three vectors of value in an integrated circuit.

Even though all three vectors are affected by advances in integrated circuit technology, at any one technology node, the three must be further optimized. It is easy to drive performance, but at the sacrifice of power and cost. In the same way it is easy to drive power, but at the sacrifice of performance and cost. And it is the same for cost.

Each of the three vectors find new business opportunities. For example, personal and portable products emphasize the power vector. Central office and base station equipment emphasizes the performance vector. Finally, consumer products emphasize the cost vector. At this point, you are probably thinking that, in each of the above examples, the other two vectors are also required to the product needs. But, what generally happens. is one of the vectors is primary and the other two only need to be good enough.

The value of time is beginning to be the ultimate consideration in a new product. Figure 4 attempts to put this into perspective.




Figure 4. The value of time. The value of a product decreases over time in addition to.

When a new product is introduced, there are three different components of its value. The first is the Hardware (H/W). The second is its software (S/W) or programmability. And, finally is its Time-To-Market (TTM). Of the three components, the most valuable is the Time-To-Market.

The first company to market with a new product:

- -Is forgiven of all mistakes, bugs, etc.
- -Makes a profit
- -Obtains immediate feedback to improve the next product

The Second to market:

- -Must have it right
- -Will only break even

The third to market:

-Looses money

The final concept is the value of complexity. Typically, as a product becomes more complex, it gains in value. In technology, though, this is not always true. Figure 5 shows the relationship between complexity and value as it seems to occur in technology.

Initially, value and complexity have a strong correlation. As the complexity is increased, the value of a product is increased; but, this only occurs to a point. After this point, the value is actually reduced with added complexity. At first, this seems counterintuitive. So, an example is appropriate. I will take two points on the curve. The first is at the point of minimal complexity and minimum value. This point could be for the simple transistor. The transistor is a very simple item of technology and its value reflects its simplicity. Basically, transistors are "free". If I go to the other end of the complexity curve in Figure 4, I could put in the voice band modem. The modem (V.90 and below) has an interesting history. Although it is very complex in concept and design, it is represented to the market as a complete solution. Because it is a complete solution, it is once again a simple product with little value. Although this was great for consumers, it was very difficult for manufacturers to make money.




Figure 5. Value versus Complexity. To a point, value grows with complexity. But, at some point, the value decreases with added complexity.

#### Seems like the right thing to do

Now that I have looked at the system considerations of SOC, let me turn to the last reason for putting systems on a chip. That reason being that "it seems like the right thing to do". Unfortunately, this appears to be the justification of many design teams for putting complete systems on one device.

Rather than use this as the reason for doing SOC, it is better to look at the performance, power and cost needs of the final product. Better success can be assured by carefully considering the system constraints, such as time to market, the value of complexity, and then consider the trade off between performance, power and cost.

#### HOW SHOULD WE DO IT

Now that I have looked at why and when should we use SOC, I would like to turn my focus to how should we use the concepts to best take advantage of the technology. SOC can be created with several different architectural concepts:

- Custom logic
- ASIC
- Microprocessor/MicroComputer
- Combination

Rather than spend time on each of the architectural concepts, I would like to jump immediately to the last concept of a combination of concepts. I will refer to Figure 6 in the following discussion.




Figure 6. A Eutectic diagram shows the cost function of a task as it is related to a combination of software and hardware.

As shown in Figure 6, a particular task, or function, can be accomplished in either software on a processor or purely in hardware. The diagram, known as an Eutectic diagram, shows that either done in software or hardware, will have a particular cost.

Let me take a moment to talk about the concept of "cost". In the case of SOC, cost can be in the form of development cost, manufacturing cost, power dissipation, size, and/or, time-to-market. And, it might also be a combination. With that said, let me continue on with the discussion.

There are three important concepts that should be taken from the Eutectic diagram. The first is that the lowest cost will always be a combination of software and hardware. The second is that as technology advances, the cost will be reduced. Finally, the solution will move more toward software.

I have begun to refer more to the concept Programmable and Fixed Function rather than Software and Hardware. I believe that this better describes the two concepts as we move into the next era of integrated circuit technology.

#### WHO SHOULD DO IT

This is really an interesting question. As integrated circuit technology has advanced, we have moved from transistor to Small Scale Integration (SSI), to Medium Scale Integration (MSI), to Large Scale Integration (LSI), to Very Large Scale Integration (VLSI), and finally to System On a Chip (SOC). Another way of looking at it is to think about the division of labor.

During the early stages of the integrated circuit era (consisting of the last 30 to 40 years), a skilled set of designers created components using integrated circuit technology and another skilled set of designers created systems out of components. These were two distinctly different skill sets.

We are now at a juncture where complete systems are integrated on to one integrated circuit. So, then, the question. Will integrated circuit designers become system designers? Or, will system designers become integrated circuit designers? These questions are in the process of being answered. I won't attempt to give a definitive answer, but will predict that the system designer will be the winner.

#### CONCLUSION

The purpose of this paper was to give a systems perspective to System On a Chip. With the advances of integrated circuit technology, SOC will become our future. It is in our best interest to take full advantage of the technology to create new products that will impact our society.

The most exciting part of this is that the greatest inventions are yet to be made.

As DSP Business Development Manager, Gene Frantz is presently responsible for creating new businesses within TI utilizing digital signal processing technology. In recognition of his leadership role in establishing TI as the world's leading DSP solutions provider, Frantz was elected to TI Senior Fellow in 1997, a privilege enjoyed by less than 0.1 percent of TI's technical personnel.

Frantz joined TI's consumer products division in 1974. While in that division, he took a leadership role in the development of TI's educational products: he was the program manager for the Speak & Spell<sup>TM</sup> learning aid, and led the development team for all of the early speech products for TI. In 1984, he transferred to Semiconductor Group's DSP Department to become the applications manager. Since this position, he has been recognized as a leader in DSP technology both within TI and throughout the industry.

Frantz received his BSEE from the University of Central Florida in 1971, his MSEE from Southern Methodist University in 1977, and his MBA from Texas Tech University in 1982.

Frantz is a senior member of the Institution of Electric and Electronics Engineers. He holds 29 patents in the area of memories, speech, consumer products and DSP. He has written more than 30 papers and articles and continually makes presentations at universities and conferences worldwide. Frantz is also among DSP experts widely quoted in the media, due to his tremendous knowledge and visionary view of DSP.

## **Future is in Wireless**

Heikki Huomo Nokia Mobile Phones Ltd,. Finland

## PAPER NOT AVAILABLE

## Joint Activity for Semiconductor R&D and Role of Semiconductor Technology Academic Research Center (STARC)

# Toyoki Takemoto Executive Vice President STARC

Yuusenshinyokohama Bldg. 6F; 17-2 Shinyokohama 3-chome, Kouhoku-ku, Yokohama-shi, Kanagawa 222-0033

Since its establishment in 1994 SIRIJ (Semiconductor Industry Research Institute Japan) has been working on the promotion of semiconductor R&D in Japan by 10 Japanese semiconductor companies. Major achievements were made in the year of 1995 and 1996 with the establishment of the Semiconductor Technology Research Center (STARC) Academic Edge **Technologies** Semiconductor Leading (Selete) which are the first joint companies by the industry in Japan. In the same year the Japanese government founded a research consortium for advanced electronics named Association Super-advanced Electronics Technologies (ASET). Selete, known as the counterpart of SEMATECH in the U.S., was established by 10 Japanese companies and its major activity was the evaluation of equipment and materials used for next generation 300mm wafers. In 1997 Samsung agreed to join Selete as a non-shareholder member. In 2000, research activities at Selete focused on the "300mm program," an evaluation program for semiconductor manufacturing equipment and materials for 300mm wafers; advanced lithography technology, encompassing VUV laser lithography, related advanced mask technology and EPL; Technology Computer Aided Design (TCAD); and PerFluoro Compound (PFC)

emission reduction technology.

ASET is also changing. In 1998 EUV Lithography project started and in 1999 so called Electronic System Integration Technology project which seeks the possibility of new packaging technology, PFC substitution process technology and F2 laser lithography technology started.

STARC was established in December 1995 to grapple with the issues facing the semiconductor industry. Its original goal was to seek out effective new technologies through cooperation between industry and academia, thus achieving breakthroughs in semiconductor technology. STARC is currently involved in joint research with universities focusing on 36 separate themes; several of the research themes taken on shortly after the Center's establishment have already progressed to the practical application stage.

Shareholders

Fujitsu Ltd.

Rohm Co., Ltd.

Hitachi, Ltd.

Sanvo Electric Co., Ltd.

Matsushita Electric Industrial Co., Ltd.

Sharp Corp.

Mitsubishi Electric Corp.

Sony Corp.

NEC Corp.

Toshiba Corp.

Oki Electric Industry Co., Ltd.

#### Purpose of STARC

- 1) Semiconductor technology research commissioning and joint research
- 2) Disclosure of the research results
- 3) Planning, implementation and consulting
- 4) Study on technology, R&D of IC
- 5) Joint development on Design Technologies

#### STARC supports academic research

- 1) In the field of Si LSI
- Valuable and transferable to the industry within 10 years
- 3) 3 to 5 years project
- 4) Funding: 15 20 M yen / year for PG

5-10~M~yen/year~for~PJ

STARC provides industry needs and information through Visiting Researcher from member companies

Basic ideas for the invited research projects

- 1) New technology that can become an industrial standard in the future
- 2) Pre-competitive technology with potential for transfer into the industry
- 3) R & D activities that nurture  $\,$  next-generation
- researchers

Area of Research Recruitment

A: System Research Field

- A1) Leading-edge System LSI Architecture
- A2) Leading-edge LSI Circuit Technology
- A3) Leading-edge Design Technology

B: Process and Device Research Field

- B1) Leading-edge Material Technology
- **B2) Advanced Process Technology**
- B3) Leading-edge Device Technology

http://www.starc.or.jp/roadmap99/

Recently, we began activities in a new field of operations targeting an increase in the efficiency of new system LSI development. The progress in semiconductor technologies has facilitated the shift from semiconductor as a parts of systems to the production of SoC- "System on a Chip"- in which an entire system can be implemented on a single chip. On the other hand, manufacturers are facing new issues in that circuit designs incorporating tens millions of transistors must be completed in a short period of time. It will be difficult to overcome this issue using extensions of existing design technologies. STARC is thus promoting technological developments aimed at the resolution of this problem through a new approach, namely, the introduction of automation in the high-level design stages of system development, and reuse of design assets. STARC design technologies, strategic IP develops for reducing power including technologies consumption. STARC is also training of LSI design engineers in companies, and providing educational support for semiconductor research at universities.

Finally, I believe that face-to-face collaboration between persons with different career and culture is the most important for the industry because it is the best way to increase the probability of technical breakthrough.