


international
**ELECTRON
DEVICES**
meeting

2000

SAN FRANCISCO, CA
DECEMBER 10-13, 2000



2000 International Electron Devices Meeting

TECHNICAL DIGEST

Papers have been printed without editing as received from the authors.

All opinions expressed in the digest are those of the authors and are not binding on The Institute of Electrical and Electronics Engineers, Inc.

Publication of a paper in this Digest is in no way intended to preclude publication of a fuller account of the paper elsewhere.

Copies of available volumes of this Digest may be obtained from The Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, NJ 08855.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright ©2000 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog Number: 00CH37138
ISBN 0-7803-6438-4 (Softbound)
ISBN 0-7803-6439-2 (Casebound)
ISBN 0-7803-6440-6 (Microfiche Edition)
ISBN 0-7803-6441-4 (CD-ROM)
Library of Congress Number: 81-642284

WELCOME FROM THE GENERAL CHAIRMAN

On behalf of the IEDM Committee, I would like to welcome you to the 2000 IEEE International Electron Devices Meeting. This year the conference returns to San Francisco and continues a long tradition as the leading forum for the presentation of research and development in the area of electron devices and their applications. The strong international nature of our industry and the broad range of topics are evident with invited speakers and contributed papers from major semiconductor centers from around the world. Over 590 abstracts were submitted from 30 different countries. The total number of accepted abstracts was 199. We continue to focus on accessibility to the information in the IEDM abstracts. We include 50 word abstracts on the IEDM home page and encourage everyone to visit the site at:

<http://www.ieee.org/conference/iedm>.

Two short courses are scheduled for Sunday. These are designed for broad appeal to IEDM participants with material suitable for both newcomers, as well as, experts in the field. The courses are entitled "Technology for the Internet Era" and "Advanced Interconnects: Design, Process, and Integration". These courses have been organized by internationally known researchers and will be presented by people active in the respective topics from around the world.

The plenary talks on Monday will feature presentations on "Microsystems for the Automotive Industry", "III-V Nitride-based LEDs and Lasers: Current Status and Future Opportunities", and "Prospects for Quantum Computation". Speakers from Europe, Asia, and North America will be featured.

The IEDM Luncheon speaker this year will be Marc Abrahams, editor and co-founder of The Annals of Improbable Research. He will be speaking on "Improbable Research and the Ig Nobel Prizes." The Washington Post called Abrahams "the nation's guru of academic grunge." The Journal of the American Medical Association called him "the Puck of science." He has been a commentator for ABC-TV's World News Now and on public radio. I think you will enjoy this very different style of luncheon speech from what we normally offer.

On Tuesday night, a panel session is planned on one important and potentially controversial topic: "Beyond 40Gb/s: What technology will work for these applications?" Also on Tuesday evening we will be offering a new format; an emerging technology session. This will feature both lecture presentations and a panel discussion on new and important emerging fields. This year we will focus on single electron transistors/devices and alternative memory technologies.

On behalf of the IEEE Electron Devices Society, which sponsors the IEDM, Judy Hoyt, Technical Program Chair and Shuji Ikeda, Technical Program Vice Chair, I wish to express my sincere appreciation and congratulations to the members of the IEDM committee for the outstanding job they have done in planning and organizing the 2000 meeting. The authors are to be commended for their efforts in preparing and presenting the high-quality papers that form the foundation of the IEDM.

It is with great pleasure that I extend a warm welcome to them and to all the attendees of the 2000 IEEE International Electron Devices Meeting.

Mark E. Law
General Chair



01729



Mark Law
General Chair



Judy Hoyt
Technical Program Chair



Shuji Ikeda
Technical Program
Vice Chair

AWARD PRESENTATIONS

PLENARY SESSION

Monday, December 11

1999 Roger A. Haken Best Student Paper Award

To: Mahmoud Rasras, IMEC, Leuven, Belgium

For the paper entitled: "Photo-carrier Generation as the Origin of Fowler-Nordheim-Induced Substrate Hole Current in Thin Oxides"

Paul Rappaport Award

To: Pallab Bhattacharya, Nalini Chervela, Hong-Tao Jiang, Kishore K. Kamath, David Klotzkin, Joy Laskar*, M. Ramana Murty*, Theodore B. Norris, Jamie Phillips, Jasprit Singh, Tom Sosnowski, University of Michigan and *Georgia Institute of Technology

For the paper entitled: "In (Ga)As/GaAs Self-Organized Quantum Dot Lasers: DC and Small-Signal Modulation Properties"

EDS Chapter of the Year Award

To: ED/SSC Yugoslavia Chapter

"To an EDS chapter based on the quantity and quality of the activities and programs implemented by the chapter."

EDS Distinguished Service Award

To: Michael S. Adler

"To recognize and honor outstanding service to the Electron Devices Society"

J.J. Ebers Award

To: Bernard S. Meyerson, IBM T.J. Watson Research Center

"For outstanding technical contributions to electron devices"

IEDM LUNCHEON

Tuesday, December 12

2000 IEEE Andrew S. Grove Award

To: Wolfgang Fichtner, Swiss Federal Institute of Technology

"For outstanding contributions to semiconductor simulations"

2000 IEEE Morris N. Liebman Memorial Award

To: James S. Harris, Stanford University

"For contributions technology enabling commercialization of Gallium Arsenide devices and circuits"

2000 IEEE David Sarnoff Award

To: Alastair M. Glass, Bell Laboratories, Lucent Technologies

"For pioneering research on electro-optical materials and photo refractive phenomena, and for leadership in development of wavelength Divisions Multiplexing (WDM) components"

LUNCHEON PRESENTATION

"Improbable Research and the Ig Nobel Prizes," Marc Abrahams, Editor, The Annals of Improbable Research

CONFERENCE HIGHLIGHTS

<u>Date</u>	<u>Time</u>	<u>Room</u>	<u>Event</u>
12/10	9:00 a.m. – 5:30 p.m.	Continental Ballrooms 1-4 & 6-9	Short Courses
12/11	9:00 a.m. – 12:00 p.m.	Grand Ballroom B	Plenary Session
12/11	6:00 p.m. – 7:30 p.m.	Grand Ballroom B	Reception
12/12	12:20 p.m. – 2:00 p.m.	Grand Ballroom B	Luncheon
12/12	8:00 p.m. – 10:00 p.m.	Grand Ballroom A & B	Panel Sessions

IEDM CONFERENCE COMMITTEE

Mark Law
General Chair
University of Florida
Gainesville, FL

Judy Hoyt
Technical Program Chair
Massachusetts Institute of Tech.
Cambridge, MA

Shuji Ikeda
Technical Program Vice Chair
Hitachi
Tokyo, Japan

Leda Lunardi
Publications Chair
JDS Uniphase Corporation
Freehold, NJ

Takemitsu Kunio
Asian Arrangements Co-Chair
NEC Corporation
Kanagawa, Japan

Jong Woo Park
Asian Arrangements Co-Chair
Samsung Electronics Co., Ltd.
Kyungki-Do, Korea

Bruno Ricco
European Arrangements Co-Chair
University of Bologna
Bologna, Italy

Guido Groeseneken
European Arrangements Co-Chair
IMEC
Leuven, Belgium

Jon Abrokwah
Publicity Chair
Motorola Semiconductors
Products Sec.
Tempe, AZ

Paul Packan
Publicity Vice Chair
Intel Corporation
Hillsboro, OR

Mark Rodder
Short Course Chair
Texas Instruments
Dallas, TX

Lisa Su
Short Course Vice Chair
IBM
Armonk, NY

Michael Gaitan
Treasurer
NIST
Gaithersburg, MD

Phyllis Mahoney
Conference Manager
Widerkehr & Associates
Gaithersburg, MD

Melissa Widerkehr
Conference Manager
Widerkehr & Associates
Gaithersburg, MD



2000 IEDM Conference and Program Committee

Seated from left to right: Bruno Ricco, European Arrangements Co-Chair; Mark Rodder, Short Course Chair; Judy Hoyt, Technical Program Chair; Mark Law, General Chair; Shuji Ikeda, Technical Program Vice Chair; Leda Lunardi, Publications Chair; Jon Abrokwah, Publicity Chair; Takemitsu Kunio, Asian Arrangements Co-Chair; First row standing from left to right: Melissa Widerkehr, Conference Manager; Richard Gregor, Integrated Circuits and Manufacturing Subcommittee Chair; Peter Stolk, CMOS Devices Subcommittee Chair; Guido Groeseneken, European Arrangements Co-Chair; Jong Woo Park, Asian Arrangements Co-Chair; Jean Clerc, Detectors, Sensors and Displays Subcommittee Chair; Andreas Schwerin, Modeling and Simulation Subcommittee Chair; Phyllis Mahoney, Conference Manager; Second row standing from left to right: Michael Gaitan, Treasurer; Kaizad Mistry, CMOS and Interconnect Reliability Subcommittee Chair; Jeff Welser, Solid State Devices Subcommittee Chair; Lisa Su, Short Course Vice-Chair; Yoshihiro Hayashi, Process Technology Subcommittee Chair; Augusto Gutierrez-Aitken, Quantum Electronics and Compound Semiconductors Subcommittee Chair; Paul Packan, Publicity Vice-Chair

SUBCOMMITTEE ON CMOS DEVICES

Peter Stolk, Chair Philips Research Leuven/ IMEC Leuven, Belgium	Mansun Chan Hong Kong University of Science & Technology Kowloon, Hong Kong	Don Monroe Bell Labs, Lucent Technologies Murray Hill, NJ
Jeffrey Bokor University of California Berkeley, CA	Amitava Chatterjee Texas Instruments Dallas, TX	Takahiro Onai Hitachi Ltd. Tokyo, Japan
Ralf Brederlow Infineon Technologies AG Munich, Germany	Robert Chau Intel Corporation Hillsboro, OR	Tahui Wang National Chiao-Tung University Tokyo, Japan
Min Cao Pericom Semiconductor Corporation San Jose, CA	Yasuo Inoue Mitsubishi Electric Corp. Hyogo, Japan	Clement Wann IBM Hopewell Junction, NY
	Claudio Lombardi STMicroelectronics Agrate Brianza, Italy	

SUBCOMMITTEE ON CMOS AND INTERCONNECT RELIABILITY

Kaizad Mistry, Chair Intel Corporation Hillsboro, OR	Masaaki Niwa Matsushita Electronics Kyoto, Japan	Elyse Rosenbaum University of Illinois Urbana, IL
Ajith Amerasekera Texas Instruments Dallas, TX	Tony Oates Bell Labs, Lucent Technologies Orlando, FL	Jordi Suñé Universitat Autònoma de Barcelona Belaterra, Spain
Sorin Cristoloveanu Leti, CEA Grenoble Cedex, France	TC Ong TSMC Hsin-chu, Taiwan	Kiyoshi Takeuchi NEC Corp. Kanagawa, Japan
Hiroshi Iwai Tokyo Institute of Technology Yokohama, Japan	Andreas Preussger Infineon Technologies Munich, Germany	Ernest Wu IBM Microelectronics Essex Junction, VT
Fred Kuper Philips Semiconductors Nijmegen, The Netherlands		

SUBCOMMITTEE ON DETECTORS, SENSORS AND DISPLAYS

Jean Clerc, Chair
CEA-LETI
Grenoble, France

Kris Baert
IMEC
Leuven, Belgium

Vladimir Chigrinov
Hong Kong University of
Science and Technology
Kowloon, Hong, Kong

Ho Lee
LG Philips
Kyungki-Do, Korea

Herman L. Peek
Philips Imaging Technology
Eindhoven, The Netherlands

Bob Reich
MIT Lincoln Lab
Lexington, MA

Henning Sirringhaus
University of Cambridge
Cambridge, United Kingdom

James Smith
Honeywell Inertial Sensor
Products
Redmond, WA

Akihito Tanabe
NEC Corporation
Kanagawa, Japan

Dietrich Vook
Agilent Technologies
Palo Alto, CA

Tiemin Zhao
OmniVision Technologies
Sunnyvale, CA

SUBCOMMITTEE ON INTEGRATED CIRCUITS AND MANUFACTURING

Richard W. Gregor, Chair
Bell Labs, Lucent
Technologies
Orlando, FL

Chiara Corvasce
STMicroelectronics
Catania, Italy

Tad Grider
Texas Instruments
Incorporated
Dallas, TX

Werner Juengling
Micron
Boise, ID

J.J. Lee
United Microelectronics Corp.
Taiwan, ROC

K.-H. Lee
TSMC, Ltd.
Hsin-chu, Taiwan, R.O.C.

Linda Milor
Prototype-to-Productions
Systems
Berkeley, CA

Medhi Moussavi
LETI-CEA / Grenoble
Grenoble Cedex, France

Akihiro Nitayama
Toshiba Corporation
Yokohama, Japan

Theo Smedes
Philips Semiconductors
Nijmegen, The Netherlands

Makoto Yoshida
Samsung Electronics
Kyungki-Do, Korea

Bin Zhao
Conexant Systems
Newport Beach, CA

SUBCOMMITTEE ON MODELING AND SIMULATION

Andreas v. Schwerin, Chair
Infineon Technologies AG
Munich, Germany

Alastair Armstrong
Queen's University
Belfast, Northern Ireland

Jeff Bude
Bell Labs, Lucent
Technologies
Murray Hill, NJ

Robert W. Dutton
Stanford University
Stanford, CA

John Faricelli
Compaq Computer
Corporation
Shrewsbury, MA

Hal Kennel
Intel Corporaiton
Hillsboro, OR

Shiro Kamohara
Hitachi Ltd.
Tokyo, Japan

Shigetaka Kumashiro
NEC Corporation
Kanagawa, Japan

Chuck Machala
Texas Instruments
Dallas, TX

Marcel Profirescu
Technical University Bucharest
Bucharest, Romania

Andries Jan Scholten
Philips Research Laboratories
Eindhoven, The Netherlands

H.S. Philip Wong
IBM, TJ Watson Research
Center
Yorktown Heights, NY

SUBCOMMITTEE ON PROCESS TECHNOLOGY

Yoshihiro Hayashi, Chair
NEC Corporation
Kanagawa, Japan

Hans-Joachim Barth
Infineon Technologies
Hopewell Junction, NY

Majeed Foad
Applied Materials
Santa Clara, CA

Katsuhiko Hieda
Toshiba Corporation
Yokohama, Japan

Ho Kyu Kang
Samsung
Kyungki-Do, Korea

Jack C. Lee
University of Texas at Austin
Austin, TX

Steve Luce
IBM Microelectronics
Essex Junction, NY

Catherine Mallardeau
STMicroelectronics
Grenoble Cedex, France

François Martin
CEA-LETI/DMEL/TCI
Grenoble Cedex, France

Vivek Subramanian
University of California
Berkeley, CA

Sunit Tyagi
Intel
Hillsboro, OR

Konrad Young
TSMC
Hsin-chu, Taiwan, R.O.C.

SUBCOMMITTEE ON QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTORS

Augusto Gutierrez-Aitken, Chair TRW Redondo Beach, CA	Si Chen Lee National Taiwan University Taipei, Taiwan	Fred Schubert Boston University Boston, MA
Frank Chau EiC Corporation Fremont, CA	Karen Moore Motorola Tempe, AZ	Alan Seabaugh University of Notre Dame South Bend, IN
Erhard Kohn University of Ulm Ulm, Germany	Laura Rea Wright Patterson Air Force WPAFB, OH	Bo Willen KTH Royal Institute of Technology Kista, Sweden
Youngwoo Kwon Seoul National University Seoul, Korea	Mark Rodwell University of California Santa Barbara, CA	Yuu Watanabe Fujitsu Laboratories LTD Atsugi, Japan

SUBCOMMITTEE ON SOLID STATE DEVICES

Jeff Welser, Chair IBM Technology Group Somers, NY	Richard A. Kiehl University of Minnesota Minneapolis, MN	Kenneth O University of Florida Gainesville, FL
Gehan Amaratunga Cambridge University Cambridge, United Kingdom	Cliff King Bell Labs, Lucent Technologies Murray Hill, NJ	Katsuyoshi Washio Hitachi Ltd. Tokyo, Japan
Joachim Burghartz Dimes/Delft University of Technology Delft, The Netherlands	Atsushi Kurobe Toshiba Corporation Kawasaki, Japan	Marvin White Lehigh University Bethlehem, PA
Jon Candelaria Motorola, SPS Tempe, AZ	Jack Lau Hong Kong University of Science and Technology Clear Water Bay, Hong Kong	Tad Yamaguchi Maxim Integrated Products, Inc. Beaverton, OR
Stefaan Decoutere IMEC Leuven, Belgium		

SESSION QUICK INDEX

SESSION 1 PLENARY SESSION

SESSION 2 PROCESS TECHNOLOGY — Gate Dielectrics - Zr and Hf Oxides

SESSION 3 CMOS DEVICES — Sub-50nm Devices

SESSION 4 SOLID STATE DEVICES — Power Device Technology

SESSION 5 MODELING AND SIMULATION — Hot Carrier and Transport Modeling

SESSION 6 CMOS AND INTERCONNECT RELIABILITY — Reliability of Advanced Technologies

SESSION 7 INTEGRATED CIRCUITS AND MANUFACTURING — Analog/RF and 3D ICs

SESSION 8 QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTOR DEVICES —
High Speed Compound Semiconductor Devices

SESSION 9 DETECTORS, SENSORS AND DISPLAYS — Si Thin Film Transistors

SESSION 10 CMOS DEVICES — Device Scaling

SESSION 11 PROCESS TECHNOLOGY — Advanced Interconnect Technology

SESSION 12 MODELING AND SIMULATION — Quantum and Atomic Scale Effects in MOSFETs

SESSION 13 SOLID STATE DEVICES — Nanoelectronics

SESSION 14 CMOS AND INTERCONNECT RELIABILITY — Reliability of Thin Oxides

SESSION 15 INTEGRATED CIRCUITS AND MANUFACTURING — Advanced DRAMs

SESSION 16 QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTORS —
GaN and RF Power Devices

SESSION QUICK INDEX (cont'd)

-
- SESSION 17 DETECTORS, SENSORS AND DISPLAYS — MEMs and Biochemical Sensors
-
- SESSION 18 PROCESS TECHNOLOGY — Advanced FEOL Technology
-
- SESSION 19 CMOS DEVICES — Mixed Signal and RF CMOS
-
- SESSION 20 SOLID STATE DEVICES — Emerging Wireless Technology
-
- SESSION 21 MODELING AND SIMULATION — Process Modeling
-
- SESSION 22 CMOS AND INTERCONNECT RELIABILITY — Breakdown in Thin Oxides
-
- SESSION 23 INTEGRATED CIRCUITS AND MANUFACTURING — High Performance CMOS Logic Technologies
-
- SESSION 24 QUANTUM ELECTRONICS AND COMPOUND SEMICONDUCTORS — Optoelectronics and Quantum Devices
-
- SESSION 25 DETECTORS, SENSORS AND DISPLAYS — Organic Electronics and Displays
-
- SESSION 26 IEDM EVENING PANEL DISCUSSION
-
- SESSION 27 IEDM EVENING PANEL DISCUSSION
-
- SESSION 28 PROCESS TECHNOLOGY — Gate Dielectrics - SiON and High-k Dielectrics
-
- SESSION 29 CMOS DEVICES — Novel Devices and Device Physics
-
- SESSION 30 DETECTORS, SENSORS AND DISPLAYS — Sensors for Imaging
-
- SESSION 31 MODELING AND SIMULATION — Advanced Device and Interconnect Simulation
-
- SESSION 32 SOLID STATE DEVICES — RF Analog and High-Speed Mixed Signal Si Device Technologies
-

SESSION QUICK INDEX (cont'd)

SESSION 33 INTEGRATED CIRCUITS AND MANUFACTURING — Non-Volatile Memory Technology

SESSION 34 PROCESS TECHNOLOGY — Memory Technologies

SESSION 35 MODELING AND SIMULATION — Compact Modeling

SESSION 36 INTEGRATED CIRCUITS AND MANUFACTURING — Manufacturing and Yield

LATE NEWS

TABLE OF CONTENTS

PLENARY SESSION

Monday, December 11, 9:00 a.m.
Grand Ballroom B

- 1.1 Microsystems for the Automotive Industry**, Jiri Marek and Matthias Illing, Robert Bosch GmbH, Reutlingen, Germany 3
- 1.2 III-V Nitride-based LEDs and Lasers: Current Status and Future Opportunities**, Shuji Nakamura, University of California, Santa Barbara, CA 9
- 1.3 Prospects for Quantum Computing**, David DiVincenzo, IBM T. J. Watson Research Center, Yorktown Heights, New York 12

Session 2: Process Technology - Gate Dielectrics - Zr and Hf Oxides

Monday, December 11, 1:30 p.m.
Grand Ballroom A

Co-Chairs: Vivek Subramanian, University of California Sunit Tyagi, Intel Corporation

- 1:35 p.m.
2.1 Band Diagram and Carrier Conduction Mechanism in ZrO_2/Zr -silicate/Si MIS Structure Fabricated by Pulsed-laser-ablation Deposition, T. Yamaguchi, H. Satake, N. Fukushima and A. Toriumi, Toshiba Corporation, Yokohama, Japan 19

- 2:00 p.m.
2.2 Si-Doped Aluminates for High Temperature Metal-Gate CMOS: $Zr-Al-Si-O$, A Novel Gate Dielectric for Low Power Applications, L. Manchanda, M. Green, R. van Dover, M. Morris, A. Kerber, Y. Hu, J-P Han, P. Silverman, T. Sorsch, G. Weber, V. Donnelly, K. Pelhos, F. Klemens, N. Ciampa, A. Kornblit, Y.O. Kim, J. Bower, D. Barr, E. Ferry, D. Jacobson, J. Eng, B. Busch* and H. Schulte*, Bell Laboratories, Lucent Technologies, Murray Hill, NJ and *Rutgers University, Piscataway, NJ 23

- 2:25 p.m.
2.3 MOS Characteristics of Ultra Thin Rapid Thermal CVD ZrO_2 and Zr Silicate Gate Dielectrics, C.H. Lee, H.F. Luan, W.P. Bai, S.J. Lee, T.S. Jeon, Y. Senzaki*, D. Roberts* and D.L. Kwong, The University of Texas, Austin, TX and *Schumacher, Carlsbad, CA 27

- 2:50 p.m.
2.4 High Quality Ultra Thin CVD HfO_2 Gate Stack with Poly-Si Gate Electrode, S.J. Lee, H.F. Luan, W.P. Bai, C.H. Lee, T.S. Jeon, Y. Senzaki*, D. Roberts* and D.L. Kwong, The University of Texas, Austin, TX and *Schumacher, Carlsbad, CA 31

- 3:15 p.m.
2.5 MOSFET Devices with Polysilicon on Single-Layer HfO_2 High-K Dielectrics, L. Kang, K. Onishi, Y. Jeon, B.H. Lee, C. Kang, W.-J. Qi, R. Nieh, S. Gopalan, R. Choi and J.C. Lee, The University of Texas, Austin, TX 35

- 3:40 p.m.
2.6 Characteristics of TaN Gate MOSFET with Ultrathin Hafnium Oxide (8Å-12Å), B.H. Lee, R. Choi, L. Kang, S. Gopalan, R. Nieh, K. Onishi, Y. Jeon, W.-J. Qi, C.S. Kang and J.C. Lee, The University of Texas, Austin, TX 39

1 Session 3: CMOS Devices - Sub-50nm Devices 43

Monday, December 11, 1:30 p.m.
Grand Ballroom B

- Co-Chairs:* Min Cao, Pericom Semiconductor Corporation Clement Wann, IBM 1:35 p.m.
- 3.1 30nm Physical Gate Length CMOS Transistors with 1.0 ps n-MOS and 1.7 ps p-MOS Gate Delays**, R. Chau, J. Kavalieros, B. Roberds, R. Schenker, D. Lionberger, D. Barlage, B. Doyle, R. Arghavani, A. Murthy and G. Dewey, Intel Corporation, Hillsboro, OR 45
- 3.2 45-nm Gate Length CMOS Technology and Beyond using Steep Halo**, H. Wakabayashi, M. Ueki, M. Narihiro, T. Fukai, N. Ikezawa, T. Matsuda, K. Yoshida, K. Takeuchi, Y. Ochiai, T. Mogami and T. Kunio, NEC Corporation, Kanagawa, Japan 2:00 p.m.

- 3.3 SALVO Process for Sub-50 nm Low-V_T Replacement Gate CMOS with KrF Lithography**, C.-P. Chang, H.-H. Vuong, M.R. Baker, C.S. Pai, F.P. Klemens, J.F. Miner, W. Mansfield, R. Kleiman, A. Kornblit, F. Baumann, S. Rogers, M. Bude, J. Grazul, E. Lloyd, M. Frei, T. Sorsch, R. Cirelli, E. Ferry, K. Bolan, D. Barr and J.T.-C. Lee, Bell Laboratories, Lucent Technologies, Murray Hill, NJ 2:25 p.m.

- 3.4 Complementary Silicide Source/Drain Thin-Body MOSFETs for the 20nm Gate Length Regime**, J. Kedzierski, P. Xuan, E. Anderson*, J. Bokor, T.-J. King and C. Hu, University of California at Berkeley, Berkeley, CA and *Lawrence Berkeley National Laboratory, Berkeley, CA 2:50 p.m.

- 3.5 50-nm Vertical Sidewall Transistors With High Channel Doping Concentrations**, T. Schulz, W. Rösner, L. Risch and U. Langmann*, Infineon Technologies AG, Munich, Germany and *Ruhr University, Bochum, Germany 3:15 p.m.

- 3.6 50-nm Vertical Replacement-Gate (VRG) pMOSFETs**, S.-H. Oh, J. Hergenrother, T. Nigam, D. Monroe, F. Klemens, A. Kornblit, W. Mansfield, M. Baker, D. Barr, F. Baumann, K. Bolan, T. Boone, N. Ciampa, R. Cirelli, D. Eaglesham, E. Ferry, A. Fiory, J. Frackoviak, J. Garno, H. Gossman, J. Grazul, M. Green, S. Hillenius, R. Johnson, R. Keller, C. King, R. Kleiman, J.T.-C. Lee, J. Miner, M. Morris, C. Rafferty, J. Rosamilia, K. Short, T. Sorsch, A. G. Wilk and J. Plummer*, Bell Laboratories, Lucent Technologies, Murray Hill, NJ and *Stanford University, Stanford, CA 3:40 p.m.

35 Session 4: Solid State Devices - Power Device Technology 69

Monday, December 11, 1:30 p.m.
Continental Ballrooms 1-3

Co-Chairs: Stefaan Decoutere, IMEC
 Jack Lau, Hong Kong University of Science and Technology

1:35 p.m.			Session 6: CMOS and Interconnect Reliability—Reliability of Advanced Technologies	117
4.1 Vertical Power-MOSFETs with Local Channel Doping , C. Fink, J. Schulze, I. Eisele, W. Hansch*, W. Werner** and W. Kanert**, Universitt der Bundeswehr Munich, Neubiberg, Germany and *Technical University of Munich, Munich, Germany and **Infineon Technologies AG, Munich, Germany	71		Monday, December 11, 1:30 p.m. Continental Ballroom 5	
2:00 p.m.			Co-Chairs: Fred Kuper, Philips Semiconductor Sorin Cristoloveanu, LETI, CEA	
4.2 SOA Improvement by a Double RESURF LDMOS Technique in a Power IC Technology , V. Parthasarathy, V. Khemka, R. Zhu and A. Bose, Motorola SPS, Mesa, AZ	75		1:35 p.m.	
2:25 p.m.			6.1 Optimizing the Electromigration Performance of Copper Interconnects (Invited) , P. Besser, A. Marathe**, L. Zhao, M. Herrick*, C. Capasso*, and H. Kawasaki*, Advanced Micro Devices, Austin, TX and *Motorola, Austin, TX and **Advanced Micro Devices, Sunnyvale, CA	119
4.3 Temperature Dependence of Avalanche Multiplication in Spiked Electric Fields , M.R. van den Berg, L.K. Nanver and J.W. Slotboom*, Delft University of Technology, Delft, The Netherlands and *also at Philips Research Labs, Eindhoven, The Netherlands	79		2:00 p.m.	
2:50 p.m.			6.2 Improvement of Thermal Stability of Via Resistance in Dual Damascene Copper Interconnection , T. Oshima, T. Tamaru, K. Ohmori, H. Aoki, H. Ashihara, T. Saito, H. Yamaguchi, M. Miyauchi, K. Torii, J. Murata, A. Satoh, H. Miyazaki and K. Hinode, Hitachi, Ltd., Tokyo, Japan	123
4.4 Electrical-Thermal Coupling Mechanism on Operating Limit of LDMOS Transistor , Y.S. Chung and B. Baird, Motorola, Mesa, AZ	83		2:25 p.m.	
3:15 p.m.			6.3 ESD Protection Scheme Using CMOS Compatible Vertical Bipolar Transistor For 130nm CMOS Generation , M. Okushima, K. Noguchi, K. Sawahata, H. Suzuki, S. Kuroki, S. Koyama, K. Ando and N. Ikezawa, NEC Corporation, Kanagawa, Japan	127
4.5 Reduction of Metal-Semiconductor Contact Resistance by Embedded Nanocrystals , V. Narayanan, Z. Liu, Y.-M.N. Shen, M. Kim and E.C. Kan, Cornell University, Ithaca, NY	87		2:50 p.m.	
Session 5: Modeling and Simulation - Hot Carrier and Transport Modeling	91		6.4 Reliability Issues for Silicon-on-Insulator (Invited) , R. Bolam, G. Shahidi*, F. Assaderaghi*, M. Khare*, A. Mocuta*, T. Hook, E. Wu, E. Leobandung*, S. Voldman and D. Badami, IBM Microelectronics Division, Essex Junction, VT and *IBM SRDC, Hopewell Junction, NY	131
Monday, December 11, 1:30 p.m. Continental Ballroom 4			3:15 p.m.	
Co-Chairs: Shiro Kamohara, Hitachi Ltd. Jeff Bude, Lucent Technologies, Bell Laboratories			6.5 Hot Carrier Reliability for 0.13m CMOS Technology with Dual Gate Oxide Thickness , C. Lin, S. Biesmann*, L.K. Han*, K. Houlihan*, T. Schiml, K. Schrufer, C. Wann*, J. Chen** and R. Mahnkopf, Infineon Technologies, Hopewell Junction, NY and *IBM SRDC, Hopewell Junction, NY and **UMC, Hopewell Junction, NY	135
1:35 p.m.			3:40 p.m.	
5.1 Simulation of Si-SiO₂ Defect Generation in CMOS Chips: from Atomistic Structure to Chip Failure Rates (Invited) , K. Hess, A. Haggag, W. McMahon, B. Fischer, K. Cheng, J. Lee and J. Lyding, University of Illinois, Urbana, IL	93		6.6 Valence-Band Tunneling Enhanced Hot Carrier Degradation in Ultra-Thin Oxide nMOSFETs , C.W. Tsai, S.H. Gu, L.P. Chiang, T. Wang, Y.C. Liu*, L.S. Huang*, M.C. Wang* and L.C. Hsia*, National Chiao-Tung University, Taiwan and *UMC, Hsin-Chu, Taiwan	139
2:00 p.m.			Session 7: Integrated Circuits and Manufacturing - Analog/RF and 3D ICs	143
5.2 Impact Ionization and Photon Emission in MOS Capacitors and FETs , P. Palestri, M. Pavesi*, P. Rigolli*, L. Selmi, A. Dalla Serra, A. Abramo, F. Widdershoven** and E. Sangiorgi, DIEGM, Udine, Italy, *University of Parma, Parma, Italy and **Philips Research Laboratories, Eindhoven, The Netherlands	97		Monday, December 11, 1:30 p.m. Continental Ballrooms 6-9	
2:25 p.m.			Co-Chairs: Bin Zhao, Conexant Systems Makoto Yoshida, Samsung Electronics	
5.3 An Accurate, Experimentally Verified Electron Minority Carrier Mobility Model for Si and SiGe , C. Jungemann, B. Heinemann*, K. Tittelbach-Helmrich* and B. Meinerzhagen, Universitt Bremen, Bremen, Germany and *IHP, Frankfurt, Germany	101		3:15 p.m.	
2:50 p.m.			7.1 COM2 SiGe Modular BiCMOS Technology for Digital, Mixed-Signal, and RF Applications , M. Carroll, T. Ivanov, S. Kuehne, J. Chu, C. King*, M. Frei*, M. Mastrapasqua*, R. Johnson*, K. Ng*, S. Moinian*, S. Martin, C. Huang, T. Hsu, D. Nguyen, R. Singh, L. Fritzinger, T. Esry, W. Moller, B. Kane, G. Abeln, D. Hwang, D. Orphee, S. Lytle, M. Roby, D. Vitkavage, D. Chesire, R. Ashton, D. Shuttleworth, M. Thoma, S. Choi, S. Lewellen, P. Mason, T. Lai, H. Hsieh, D. Dennis, E. Harris, S. Thomas, R. Gregor, P. Sana and W. Wu, Bell Laboratories, Lucent Technologies, Orlando, FL and *Murray Hill, NJ	145
5.4 Enhanced Secondary Electron Injection in Novel SiGe Flash Memory Devices , D. Kencke, X. Wang, Q. Ouyang, S. Mudanai, A. Tasch, Jr. and S. Banerjee, The University of Texas, Austin, TX	105			
3:15 p.m.				
5.5 Efficiency and Stochastic Error of Monte Carlo Device Simulations , C. Jungemann and B. Meinerzhagen, Universitt Bremen, Bremen, Germany	109			
3:40 p.m.				
5.6 Ensemble Monte Carlo/Molecular Dynamics Simulation of Gate Remote Charge Effects in Small Geometry MOSFETs , I. Kawashima, Y. Kamakura and K. Taniguchi, Osaka University, Osaka, Japan	113			

2:00 p.m.				
7.2 A 73GHz f_T 0.18μm RF-SiGe BiCMOS Technology Considering Thermal Budget Trade-off and with Reduced Boron-Spike Effect on HBT Characteristics , T. Hashimoto, F. Sato, T. Aoyama, H. Suzuki, H. Yoshida, H. Fujii and T. Yamazaki, NEC Corporation, Kanagawa, Japan	149	8.4 Simulation of InAlAs/InGaAs High Electron Mobility Transistors with a Single Set of Physical Parameters , R. Quay, V. Palankovski*, M. Chertouk, A. Leuther and S. Selberherr*, Fraunhofer Institute of Applied Solid-State Physics, Freiburg, Germany and *TU Vienna, Vienna, Austria	186	
2:25 p.m.				
7.3 Integration of Thin Film MIM Capacitors and Resistors into Copper Metalization Based RF-CMOS and Bi-CMOS Technologies , P. Zurcher, P. Alluri, P. Chu, A. Duvallet, C. Happ, R. Henderson, J. Mendonca, M. Kim, M. Petras, M. Raymond, T. Remmel, D. Roberts, B. Steimle, J. Stipanuk, S. Straub, T. Sparks, M. Tarabbia, H. Thibiergez and M. Miller, Motorola, Tempe, AZ and Austin, TX	153	8.5 Reliability Study of Parasitic Source and Drain Resistances of InP-Based HEMTs , T. Suemitsu, Y.K. Fukai, H. Sugiyama, K. Watanabe and H. Yokoyama, NTT Corporation, Kanagawa, Japan	190	
2:50 p.m.				
7.4 A High Reliability Metal Insulator Metal Capacitor for 0.18 μm Copper Technology , M. Armacost, A. Augustin, P. Felsner*, Y. Feng, G. Friese*, J. Heidenreich, G. Hueckel, O. Prigge* and K. Stein, IBM SRDC, Hopewell Junction, NY and *Infineon Technologies, Hopewell Junction, NY	157	Monday, December 11, 1:30 p.m. <i>Yosemite Rooms B-C</i>		
3:15 p.m.				
7.5 Three Dimensional CMOS Integrated Circuits on Large Grain Polysilicon Films , V.W.C. Chan, P.C.H. Chan and M. Chan, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong	161	Co-Chairs: Kris Baert, IMEC Henning Sirringhaus, University of Cambridge		
3:40 p.m.				
7.6 Three-Dimensional Shared Memory Fabricated Using Wafer Stacking Technology , K.W. Lee, T. Nakamura, T. Ono, Y. Yamada, T. Mizukusa, H. Hashimoto, K.T. Park, H. Kurino and M. Koyanagi, Tohoku University, Sendai, Japan	165	9.1 Low Temperature Poly-Si TFT-Electrophoretic Displays (TFT-EPDs) with Four Level Gray Scale , S. Inoue, K. Sadao, T. Ozawa, Y. Kobashi, H. Kawai, T. Kitagawa* and T. Shimoda, Seiko Epson Corporation, Nagano, Japan and *NOK Corporation, Kanagawa, Japan	197	
4:05 p.m.				
7.7 Novel Silicon Epitaxy for Advanced MOSFET Devices (Invited) , G. Neudeck, T.-C. Su and J. Denton, Purdue University, Lafayette, IN	169	9.2 High Density, Low Parasitic Direct Integration by Fluidic Self Assembly (FSA) (Invited) , J. Smith, University of California, Berkeley, CA	201	
Session 8: Quantum Electronics and Compound Semiconductors—High Speed Compound Semiconductor Devices		173	9.3 A New Dopant Activation Technique for Poly-Si TFTs with a Self-Aligned Gate-Overlapped LDD Structure , K. Ohgata, Y. Mishima and N. Sasaki, Fujitsu Laboratories, Ltd., Atsugi, Japan	205
Monday, December 11, 1:30 p.m. <i>Yosemite Room A</i>			9.4 Selective Single-Crystalline-Silicon Growth at the Pre-Defined Active Regions of TFTs on a Glass by a Scanning CW Laser Irradiation , A. Hara, F. Takeuti and N. Sasaki, Fujitsu Laboratories, Ltd., Atsugi, Japan	209
Co-Chairs: Frank Chau, EiC Corp. Youngwoo Kwon, Seoul National University			9.5 A New Poly-Si TFT with Selectively Doped Channel Fabricated by Novel Excimer Laser Annealing , J.-H. Jeon, M.-C. Lee, K.-C. Park, S.-H. Jung and M.-K. Han, Seoul National University, Seoul, Korea	213
1:35 p.m.				
8.1 InP HEMT Amplifier Development for G-band (140-220 GHz) Applications (Invited) , R. Lai, M. Barsky, R. Grundbacher, P.H. Liu, T.P. Chin, M. Nishimoto, R. Elmajarian, R. Rodriguez, L. Tran, A. Gutierrez, A. Oki and D. Streit, TRW Semiconductor Products Center, Redondo Beach, CA	175	9.6 Reliability of Low Temperature Poly-Si TFT Employing Counter-Doped Lateral Body Terminal , J.S. Yoo, C.H. Kim, M.C. Lee, M.K. Han and H.J. Kim*, Seoul National University, Seoul, Korea and *Samsung Electronics Co., Kiheung, Korea	217	
2:00 p.m.				
8.2 Abrupt Junction InP/GaAsSb/InP Double Heterojunction Bipolar Transistors with f_T as High as 250 GHz and $BV_{CEO} > 6V$, M. Dvorak, O. Pitts, S. Watkins and C. Bolognesi, Simon Fraser University, Burnaby, BC, Canada	178	Session 10: CMOS Devices—Device Scaling		221
2:25 p.m.				
8.3 Metamorphic HFETs on GaAs with InP-Subchannels for Device Performance Improvements , C. Gässler, V. Ziegler, C. Wölk, R. Deufel, F.-J. Berlec, N. Käb* and E. Kohn*, DaimlerChrysler AG, Ulm, Germany and *The University of Ulm, Ulm, Germany	182	Tuesday, December 12, 9:00 a.m. <i>Grand Ballroom A</i>		
			Co-Chairs: Mansun Chan, Hong Kong University of Science and Technology Yasuo Inoue, Mitsubishi Electric Corporation	

<p>9:05 a.m.</p> <p>10.1 80 nm Poly-Silicon Gated n-FETs with Ultra-Thin Al₂O₃ Gate Dielectric for ULSI Applications, D. Buchanan, E. Gusev, E. Cartier, H. Okorn-Schmidt, K. Rim, M. Gribelyuk*, A. Mocuta*, A. Ajmera*, M. Copel, S. Guha, N. Bojarczuk, A. Callegari, C. D'Emic, P. Kozlowski, K. Chan, R. Fleming*, P. Jamison*, J. Brown* and R. Arndt*, IBM T. J. Watson Research Center, Yorktown Heights, NY and *IBM Microelectronics, Hopewell Junction, NY</p>	<p>223</p> <p>10:20 a.m.</p> <p>11.4 Effect of Via Separation and Low-k Dielectric Materials on the Thermal Characteristics of Cu Interconnects, T.-Y. Chiang, K. Banerjee and K. Saraswat, Stanford University, Stanford, CA</p>	<p>261</p>
<p>9:30 a.m.</p> <p>10.2 Extending Gate Dielectric Scaling Limit by NO Oxynitride: Design and Process Issues for Sub-100 nm Technology, M. Fujiwara, M. Takayanagi, T. Shimizu and Y. Toyoshima, Toshiba Corporation Semiconductor Company, Kanagawa, Japan</p>	<p>227</p> <p>10:45 a.m.</p> <p>11.5 A High Reliability Copper Dual-Damascene Interconnection With Direct-Contact Via Structure, K. Ueno, M. Suzuki, A. Matsumoto, K. Motoyama, T. Tonegawa, N. Ito, K. Arita, Y. Tsuchiya, T. Wake, A. Kubo, K. Sugai, N. Oda, H. Miyamoto and S. Saito, NEC Corporation, Sagamihara, Japan</p>	<p>265</p>
<p>9:55 a.m.</p> <p>10.3 Controlling Floating-Body Effects for 0.13µm and 0.10µm SOI CMOS, S.K.H. Fung, N. Zamdmer, P. Oldiges, J. Sleight, A. Mocuta, M. Sherony, S.-H. Lo, R. Joshi*, C.T. Chuang*, I. Yang, S. Crowder, T.C. Chen, F. Assaderaghi and G. Shahidi, IBM SDRC, Hopewell Junction, NY and *IBM Research, Yorktown Heights, NY</p>	<p>231</p> <p>Session 12: Modeling and Simulation - Quantum and Atomic Scale Effects in MOSFETs</p>	<p>269</p>
<p>10:20 a.m.</p> <p>10.4 CMOS Device Scaling Beyond 100nm (Invited), S. Song, J.H. Yi, W.S. Kim, J.S. Lee, K. Fujihara, H.K. Kang, J.T. Moon and M.Y. Lee, Samsung Electronics Co., Ltd., Kyunggi-Do, Korea</p>	<p>235</p> <p>Tuesday, December 12, 9:00 a.m. <i>Continental Ballrooms 1-3</i></p>	<p>271</p>
<p>10:45 a.m.</p> <p>10.5 80nm CMOSFET Technology Using Double Offset-Implanted Source/Drain Extension and Low Temperature SiN Process, H. Sayama, Y. Nishida, H. Oda, J. Tsuchimoto, H. Umeda, A. Teramoto, K. Eikyu, Y. Inoue and M. Inuishi, Mitsubishi Electric Corporation, Hyogo, Japan</p>	<p>239</p> <p><i>Co-Chairs:</i> John Faricelli, Compaq Computer Corporation Robert Dutton, Stanford University</p>	<p>9:05 a.m.</p> <p>12.1 V_{th} Fluctuation Induced by Statistical Variation of Pocket Dopant Profile, T. Tanaka, T. Usuki, T. Futatsugi, Y. Momiyama and T. Sugii, Fujitsu Laboratories, Ltd., Kanagawa, Japan</p>
<p>11:10 a.m.</p> <p>10.6 Source/Drain Engineering for Sub-100 nm CMOS Using Selective Epitaxial Growth Technique, A. Hokazono, K. Ohuchi, K. Miyano, I. Mizushima, Y. Tsunashima and Y. Toyoshima, Toshiba Corporation Semiconductor Company, Kanagawa, Japan</p>	<p>243</p> <p>9:30 a.m.</p> <p>12.2 Role of Long-Range and Short-Range Coulomb Potentials in Threshold Characteristics under Discrete Dopants in Sub-0.1 µm Si-MOSFETs, N. Sano, K. Matsuzawa*, M. Mukai* and N. Nakayama*, University of Tsukuba, Ibaraki, Japan and *STARC, Tokyo, Japan</p>	<p>275</p>
<p>11:35 a.m.</p> <p>10.7 Mechanical Stress Effect of Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design, S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh and T. Horiuchi, NEC Corporation, Kanagawa, Japan</p>	<p>247</p> <p>9:55 a.m.</p> <p>12.3 Random Telegraph Signal Amplitudes in Sub 100 nm (Decanano) MOSFETs: A 3D 'Atomistic' Simulation Study, A. Asenov, R. Balasubramanian, A. Brown, J. Davies and S. Saini*, The University of Glasgow, Glasgow, United Kingdom and *NASA Ames Research Center, Moffett Field, CA</p>	<p>279</p>
<p>Tuesday, December 12, 9:00 a.m. <i>Grand Ballroom B</i></p>	<p>252</p> <p>10:20 a.m.</p> <p>12.4 A Full-Band Monte Carlo Model for Silicon Nanoscale Devices With a Quantum Mechanical Correction of the Potential, H. Tsuchiya, B. Fischer and K. Hess, University of Illinois, Urbana, IL</p>	<p>283</p>
<p>9:05 a.m.</p> <p>11.1 Current and Future Low-k Dielectrics for Cu Interconnects (Invited), T. Kikkawa, Hiroshima University, Higashi-Hiroshima, Japan</p>	<p>253</p> <p>10:45 a.m.</p> <p>12.5 Quantum Effects in MOSFETs: Use of an Effective Potential in 3D Monte Carlo Simulation of Ultra-Short Channel Devices, D. Ferry, R. Akis and D. Vasileska, Arizona State University, Tempe, AZ</p>	<p>287</p>
<p>9:30 a.m.</p> <p>11.2 Process Design Methodology for Via-Shape-Controlled, Copper Dual-Damascene Interconnects in Low-k Organic Film, K. Kinoshita, M. Tada, T. Usami, M. Hiroi, T. Tonegawa, K. Shiba, T. Onodera, M. Tagami, S. Saitoh and Y. Hayashi, NEC Corporation, Kanagawa, Japan</p>	<p>257</p> <p>11:10 a.m.</p> <p>12.6 Quantum Effects Along the Channel of Ultra-Scaled Si-Based MOSFETs?, W. Chen, Q. Ouyang, L. Register and S. Banerjee, The University of Texas, Austin, TX</p>	<p>291</p>
<p>9:55 a.m.</p> <p>11.3 WITHDRAWN</p>	<p>Session 13: Solid State Devices— Nanoelectronics</p>	<p>295</p>
<p>Tuesday, December 12, 9:00 a.m. <i>Continental Ballroom 4</i></p>	<p>Tuesday, December 12, 9:00 a.m.</p>	<p></p>
<p><i>Co-Chairs:</i> Richard Kiehl, University of Minnesota Atsushi Kurobe, Toshiba Corporation</p>		

9:05 a.m.			
13.1 Single-Electron Pass-Transistor Logic: Operation of its Elemental Circuit , Y. Ono and Y. Takahashi, NTT Basic Research Laboratories, Kanagawa, Japan	297	11:10 a.m.	
9:30 a.m.		14.6 Highly-reliable Gate Oxide under Fowler-Nordheim Electron Injection by Deuterium Pyrogenic Oxidation and Deuterated Poly-Si Deposition , Y. Mitani, H. Satake, H. Ito and A. Toriumi, Toshiba Corporation, Yokohama, Japan	343
13.2 A Single-Electron Shut-Off Transistor for Scalable Sub-0.1-μm Memory , T. Osabe, T. Ishii, T. Mine, F. Murai and K. Yano, Hitachi Central Research Laboratory, Tokyo, Japan	301		
9:55 a.m.			
13.3 Engineering Variations: Towards Practical Single-Electron (Few-Electron) Memory , T. Ishii, T. Osabe, T. Mine, F. Murai and K. Yano, Hitachi Central Research Laboratory, Tokyo, Japan	305	Tuesday, December 12, 9:00 a.m.	
10:20 a.m.		<i>Continental Ballrooms 6-9</i>	
13.4 Characteristics of P-Channel Si Nano-Crystal Memory , K. Han, I. Kim* and H. Shin, KAIST, Taejon, Korea and *Hyundai Microelectronics Co., Ltd.	309	<i>Co-Chairs:</i> Akihiro Nitayama, Toshiba Werner Juengling, Micron	
10:45 a.m.			
13.5 Non-Volatile Si Quantum Memory with Self-Aligned Doubly-Stacked Dots , R. Ohba, N. Sugiyama, K. Uchida, J. Koga and A. Toriumi, Toshiba Corporation, Yokohama, Japan	313	9:05 a.m.	
11:10 a.m.		15.1 An Orthogonal 6F² Trench-Sidewall Vertical Device Cell for 4Gb/16Gb DRAM , C. Radens, S. Kudelka*, L. Nesbit, R. Malik*, T. Dyer, C. Dubuc*, T. Joseph, M. Seitz*, L. Clevenger, N. Arnold*, J. Mandelman, R. Divakaruni, D. Casarotto*, D. Lea, V. Jaiprakash, J. Sim, J. Faltermeier, K. Low*, J. Strane, S. Halle, Q. Ye*, S. Bukovsky, U. Gruening*, T. Schloesser** and G. Bronner, IBM Microelectronics, Hopewell Junction, NY and *Infineon Technologies, Hopewell Junction, NY and **Infineon Technologies, Dresden, Germany	349
13.6 A Novel FET-Type Ferroelectric Memory with Excellent Data Retention Characteristics , S.-M. Yoon and H. Ishiura, Tokyo Institute of Technology, Yokohama, Japan	317	9:30 a.m.	
		15.2 Highly Manufacturable 4Gb DRAM Using 0.11μm DRAM Technology , H.S. Jeong, W.S. Yang, Y.S. Hwang, C.H. Cho, S. Park, S.J. Ahn, Y.S. Chun, S.H. Shin, S.H. Song, J.Y. Lee, S.M. Jang, C.H. Lee, J.H. Jeong, M.H. Cho, J.K. Lee and K.N. Kim, Samsung Electronics Co., Kyunggi-Do, Korea	353
Session 14: CMOS and Interconnect Reliability—Reliability of Thin Oxides	321	9:55 a.m.	
Tuesday, December 12, 9:00 a.m.		15.3 Diagonal Layout & Surface Strap Trench (DST) cell , T. Kajiyama, H. Aochi, Y. Asao, M. Morikado, H. Koyama, K. Sugimae, S. Ishibashi, K. Hosotani, M. Kito, A. Sato, M. Kido, M. Sakuma, M. Sato, S. Watanabe, N. Miyawaki and T. Hamamoto, Toshiba Corporation, Yokohama, Japan	357
<i>Continental Ballroom 5</i>			
<i>Co-Chairs:</i> Hiroshi Iwai, Tokyo Institute of Technology Jordi Suñé, Universitat Autònoma de Barcelona		10:20 a.m.	
9:05 a.m.		15.4 A Novel Bit-Line Process using Poly-Si Masked Dual-Damascene (PMDD) for 0.13μm DRAMs and Beyond , T. Miyashita, H. Nitta*, H. Nomura**, K. Nakajima*, A. Sakata*, T. Katata*, T. Mizutani**, H. Minakata, M. Tanaka*, H. Tomita*, T. Kurahashi, Y. Watanabe*, T. Kubota*, A. Hatada, K. Hosaka, K. Hashimoto**, and Y. Kohyama*, Fujitsu Laboratories, Ltd., Yokohama, Japan and *Toshiba Corporation, Yokohama, Japan and **Fujitsu Limited, Yokohama, Japan	361
14.1 Substrate Enhanced Degradation of CMOS Devices , F. Driussi, D. Esseni, L. Selmi and F. Piazza*, DIEGM, Udine, Italy and *STMicroelectronics, Agrate Brianza, Italy	323	10:45 a.m.	
9:30 a.m.		15.5 A Fully Working 0.14μm DRAM Technology with Polymetal (W/WNx/Poly-Si) Gate , J.-W. Jung, S.-W. Lee, Y.-G. Sung, B.-H. Lee, J.-H. Choi, B.-J. Lee, R.-H. Park and S.-B. Han, Hyundai Microelectronics Co. Ltd., Cheongju, Korea	365
14.2 Degradation of Ultra-Thin Gate Oxides Accompanied by Hole Direct Tunneling: Can We Keep Long-Term Reliability of p-MOSFETs? , K. Deguchi, S. Uno, A. Ishida, T. Hirose, Y. Kamakura and K. Taniguchi, Osaka University, Osaka, Japan	327	11:10 a.m.	
9:55 a.m.		15.6 Novel Capacitor Technology for High Density Stand-Alone and Embedded DRAMs , Y.K. Kim, S.H. Lee, S.J. Choi, H.B. Park, Y.D. Seo, K.H. Chin, D. Kim, J.S. Lim, W.D. Kim, K.J. Nam, M.-H. Cho, K.H. Hwang, Y.S. Kim, S.S. Kim, Y.W. Park, J.T. Moon, S.I. Lee and M.Y. Lee, Samsung Electronics Co., Ltd., Kyungki-Do, Korea	369
14.3 Experimental and Numerical Analysis of the Quantum Yield , D. Ielmini, A. Spinelli#, A. Lacaita, D. DiMaria* and G. Ghidini**, Politecnico di Milano, Milano, Italy and *IBM T. J. Watson Research Center, Yorktown Heights, NY and **STMicroelectronics, Agrate Brianza, Italy and #Università degli Studi dell'Insubria, Como, Italy and #INFM, Milano-Università	331		
10:20 a.m.			
14.4 Anomalous Low Temperature Charge Leakage Mechanism in ULSI Flash Memories , C. Lam, T. Sunaga*, Y. Igarashi*, M. Ichinose*, K. Kitamura*, C. Willets**, J. Johnson**, S. Mittl**, F. White**, H. Tang and T.-C. Chen, IBM Microelectronics, Hopewell Junction, NY and *IBM Japan, Shiga-ken, Japan and **IBM Microelectronics, Essex Junction, VT	335		
10:45 a.m.			
14.5 Deuterium Effect on Interface States and SILC Generation in CHE Stress Conditions: A Comparative Study , D. Esseni, J. Bude and L. Selmi*, Bell Laboratories, Lucent Technologies, Murray Hill, NJ and *DIEGM, Udine, Italy	339		