Fundamentals of

Logic Design

Fourth Edition

Charles II. Roth, Jr.

- FOURTH EDITION

Fundamentals of Logic Design




CHARLES H. ROTH, JR.

University of Texas at Austin



ITP An International Thomson Publishing Company



Copyright © 1995 by PWS Publishing Company, a division of International Thomson Publishing, Inc.

Copyright © 1975, 1979, 1985, 1992 by West Publishing Company.

All rights reserved. No part of this book may be reproduced, stored in a retrieval system, or transcribed in any form or by any means – electronic, mechanical, photocopying, recording, or otherwise – without the prior written permission of PWS Publishing Company.

I(T)P

International Thomson Publishing
The trademark ITP is used under license.

For more information, contact: PWS Publishing Company 20 Park Plaza Boston, MA 02116

International Thomson Publishing Europe Berkshire House I68-I73 High Holborn London WC1V 7AA England

Thomas Nelson Australia 102 Dodds Street South Melbourne, 3205 Victoria, Australia

Nelson Canada 1120 Birchmont Road Scarborough, Ontario Canada M1K 5G4

ISBN: 0-534-95472-3

Sponsoring Editor: Bill Barter
Marketing Manager: Nathan Wilbur
Manufacturing Buyer: Andrew Christensen

Production Editor: Pamela Rockwell

Cover Designer: Christine C. Bentley & Edward M. Rose,

Visual Graphic Systems, Ltd.

Text and Cover Printer: Quebecor/Hawkins

Printed and bound in the United States of America.

 $01\ 02\ 03\ 04\ --10$

International Thomson Editores Campos Eliseos 385, Piso 7 Col. Polanco 11560 Mexico D.F., Mexico

International Thomson Publishing GmbH Konigswinterer Strasse 418 53227 Bonn, Germany

International Thomson Publishing Asia 221 Henderson Road #05-10 Henderson Building Singapore 0315

International Thomson Publishing Japan Hirakawacho Kyowa Building, 31 2-2-1 Hirakawacho Chiyoda-ku, Tokyo 102 Japan

Library of Congress Cataloging-in-Publication Data

Roth, Charles H.

Fundamentals of logic design / Charles H. Roth, Jr.—4th ed.

p. cm.

Includes bibliographical references and index.

ISBN 0-314-92218-0 (hard)

1. Logic circuits. 2. Logic design. I. Title.

TK7868.L6R67 1992

621.39'5—dc20

91-30668 © CIP

Preface

After studying this text, you should be able to apply switching theory to the solution of logic design problems. This means that you will learn both the basic theory of switching networks and how to apply it. After a brief introduction, you will study Boolean algebra, which provides the basic mathematical tool needed to analyze and synthesize an important class of switching networks. Starting from a problem statement, you will learn to design networks of logic gates which have a specified relationship between signals at the input and output terminals. Then you will study the logical properties of flip-flops, which serve as memory devices in sequential switching networks. By combining flip-flops with networks of logic gates, you will learn to design counters, adders, sequence detectors and similar networks.

This text is designed so that it can be used in either a standard lecture course or in a self-paced course. In addition to the standard reading material and problems, study guides and other aids for self-study are included in the text. The content of the text is divided into 27 study units. These units form a logical sequence so that mastery of the material in one unit is generally a prerequisite to the study of succeeding units. Each unit consists of four parts. First, a list of objectives states precisely what you are expected to learn by studying the unit. Next, the study guide contains reading assignments and study questions. As you work through the unit, you should write out the answers to these study questions. The text material and problem set which follow are similar to a conventional textbook.

When you complete a unit, you should review the objectives and make sure that you have met them.

The 27 study units are divided into three main groups. The first 10 units treat Boolean algebra and the design of combinational logic networks. Units 11 through 22 are mainly concerned with the analysis and design of clocked sequential logic networks, including networks for arithmetic operations. Units 23 through 27 cover the special problems encountered in the analysis and design of asynchronous sequential networks. The first 21 units can typically be covered in a one semester course taught at the Sophomore or Junior level. The remaining units can then be used as enrichment material for the better students, or they can be covered in the first part of a second course in digital systems design.

Several of the units include simulation or laboratory exercises. These exercises provide an opportunity to design a logic network and then test its operation. A number of logic simulators, which run on personal computers, may be used to verify the logic designs. The lab equipment required for testing includes a logic patchboard with flip-flops and several types of logic gates. If such equipment is not available, the lab exercises can be simulated or just assigned as design problems. This is especially important for Units 10, 16, and 27 since the comprehensive design problems in these units help to review and tie together the material in several of the preceding units.

This text is written for a first course in the logic design of digital systems. It is written on the premise that the student should understand and learn thoroughly certain fundamental concepts in a first course. Examples of such fundamental concepts are the use of Boolean algebra to describe the signals and interconnections in a logic network, use of systematic techniques for simplification of a logic network, interconnection of simple components to perform a more complex logic function, analysis of a sequential logic network in terms of timing charts or a state graph, and use of a control network to control the sequence of events in a digital system.


The text attempts to achieve a balance between theory and application. For this reason, the text does not overemphasize the mathematics of switching theory; however, it does present the theory which is necessary for understanding the fundamental concepts of logic design. After completing this text, the student should be prepared for a more advanced digital systems design course which stresses more intuitive concepts like the development of algorithms for digital processes, partitioning of digital systems into subsystems, and implementation of digital systems using currently available hardware. Alternatively, the student should be prepared to go on to a more advanced course in switching theory which further develops the theoretical concepts which have been introduced here.

Although the technology used to implement digital systems has changed significantly since the first edition of this text was published, the fundamental principles of logic design have not. Truth tables and state tables are still used to specify the behavior of logic networks, and Boolean algebra is still a basic mathematical tool for logic design. Even though programmable logic devices (PLDs) may be used instead of individual gates and flip-flops, reduction of logic equations is still necessary in order

to fit the equations into a small number of PLDs. Making a good state assignment is still required, because without a good assignment, the logic equations may not fit into one of the available PLDs.

This new edition offers a number of improvements over the third edition. Mixed logic and direct polarity notation are introduced and used for analysis and design of logic networks. Greater emphasis is placed on the use of programmable logic devices, and programmable gate arrays are introduced. The role of simulation and computer-aided design is discussed. New exercises and problems have been added to every unit, and several sections have been rewritten to clarify the presentation.

The text is suitable for both computer science and engineering students. All material relating to circuit aspects of logic gates is contained in Appendix A so that this material can conveniently be omitted by computer science students or other students with no background in electronic circuits. The text is organized so that Unit 4 on Algebraic Simplification and Unit 7 on the Quine-McCluskey procedure may be omitted without loss of continuity. Instructors who wish to place less emphasis on logic simplification can omit one or both of these units to allow more time for study of digital design techniques presented in the later units. The following diagram illustrates the unit prerequisite structure for the fourth edition:



Although many texts are available in the areas of switching theory and logic design, this text was developed specifically to meet the needs of a self-paced course in which students are expected to study the material on their own. Each of the units has undergone extensive class testing in a self-paced environment and has been revised based on student feedback.

Study guides and text material have been expanded as required so that students can learn from the text without the aid of lectures and so that almost all of the students can achieve mastery of all of the objectives. Supplementary materials were developed as the text was being written. An instructor's manual is available which includes suggestions for using the text in a standard or self-paced course, quizzes on each of the units, and suggestions for laboratory equipment and procedures. The instructor's manual also contains solutions to problems, to unit quizzes, and to lab exercises.

Since the computer plays an important role in the logic design process, integration of computer usage into the first logic design course is highly desirable. A computer-aided logic design program, called $LogicAid^{TM}$, is suggested for use with this textbook. LogicAid allows the student to easily derive simplified logic equations from minterns, truth tables, and state tables. This relieves the student of some of the more tedious computations and permits the solution of more complex design problems in a shorter time. LogicAid also provides tutorial help for Karnaugh maps and derivation of state graphs.

How to Use This Book for Self-Study

If you wish to learn all of the material in this text to mastery level, the following study procedures are recommended for each unit:

- 1. Read the *Objectives* of the unit. These objectives provide a concise summary of what you should be able to do when you complete study of the unit.
- 2. Work through the Study Guide. After reading each section of the text, write out the answers to the corresponding study guide questions. In many cases, blank spaces are left in the study guide so that you can write your answers directly in this book. By doing this, you will have the answers conveniently available for later review. The study guide questions will generally help emphasize some of the important points in each section or will guide you to a better understanding of some of the more difficult points. If you cannot answer some of the study guide questions, this indicates that you need to study the corresponding section in the text more before proceeding. The answers to selected study guide questions are given in the back of this book; answers to the remaining questions can generally be found within the text.
- 3. Several of the units (Units 3, 4, 6, 7, 11, 13, 14, 21, 24, and 25) contain one or more programmed exercises. Each programmed exercise will guide you step-by-step through the solution of one of the more difficult types of problems encountered in this text. When working through a programmed exercise, be sure to write down your answer

- for each part in the space provided before looking at the answer and continuing with the next part of the exercise.
- 4. Work the assigned *Problems* at the end of the unit. Check your answers against those at the end of the book and rework any problems which you missed.
- 5. Reread the Objectives of the unit to make sure that you can meet all of them. If in doubt, review the appropriate sections of the text.
- 6. If you are using this text in a self-paced course, you will need to pass a readiness test on each unit before proceeding with the next unit. The purpose of the readiness test is to make sure that you have mastered the objectives of one unit before moving on to the next unit. The questions on the test will relate directly to the objectives of the unit, so that if you have worked through the study guide and written out answers to all of the study guide questions and to all of the problems, you should have no difficulty passing the test.

Contents

HOW TO USE THIS BOOK FOR SELF-STUDY	
Introduction Number Systems and Conversion	
Objectives	
Study Guide	
Digital Systems and Switching Networks	
Number Systems and Conversion	
Binary Arithmetic	
Binary Codes	
Problems	
Boolean Algebra	
Objectives	
Study Guide	
Introduction	
Basic Operations	
Boolean Expressions and Truth Tables	

хi

(Commutative, Associative, and Distributive Laws	
	Simplification Theorems	
	Multiplying Out and Factoring	
	Problems Laws and Theorems of Boolean Algebra	
•		
]	Boolean Algebra (Continued)	_
	Objectives	
	Study Guide	
	Inversion	
	Duality	
	Multiplying Out and Factoring Expressions	
	Exclusive - OR and Equivalence Operations	
	Positive and Negative Logic	
	Programmed Exercises and Problems	
•	Algebraic Simplification	
	Objectives	
	Study Guide	
	The Consensus Theorem	
	Algebraic Simplification of Switching Expressions	
	Proving Validity of an Equation	
	Programmed Exercises and Problems	
	Applications of Boolean Algebra	
	Objectives	
	Study Guide	
	Conversion of English Sentences to Boolean Equations	
	Combinational Network Design Using a Truth Table	
	Minterm and Maxterm Expansions	
	General Minterm and Maxterm Expansions	
	Incompletely Specified Functions	
	Examples of Truth Table Construction	
	Problems	
	Karnaugh Maps	_
	Objectives	
	Study Guide	
	Minimum Forms of Switching Functions	
	2- and 3-Variable Karnaugh Maps	
	4-Variable Karnaugh Maps	

	Determination of Minimum Expressions Using Essential
	Prime Implicants 5- and 6-Variable Karnaugh Maps
	Other Uses of Karnaugh Maps
	Other Forms of Karnaugh Maps
	Programmed Exercises and Problems
()uine-McCluskey Method
•	Objectives
	Study Guide
	Determination of Prime Implicants
	The Prime Implicant Chart
	Petrick's Method
	Simplification of Incompletely Specified Functions
	Simplification Using Map-Entered Variables
	Conclusion
	Programmed Exercises and Problems
	Aulti-Level Gate Networks NAND and NOR Gates
,	Objectives
	Study Guide
	Multi-Level Gate Networks
	Other Types of Logic Gates
	Functionally Complete Sets of Logic Gates
	Design of Two-Level NAND- and NOR-Gate Networks
	Design of Multi-Level NAND- and NOR-Gate Networks
	Network Conversion Using Alternative Gate Symbols
	Mixed Logic and Polarity Indication Problems
	Aultiple-Output Networks Aultiplexers, Decoders, Read-Only Memories, and Programmable Logic Arrays
_	Objectives
	study Guide
	ntroduction
	Design of Two-Level Multiple-Output Networks
	Aulti-Output NAND and NOR Networks
	Aultiplexers
	Decoders
	Read-Only Memories
	rogrammable Logic Devices
	roblems

	
Combinational Network Design	
Objectives	2
Study Guide	2
Review of Combinational Network Design	2
	2
	2
Design Problems	2
Flip-Flops	
Objectives	2
	2
	2
· · · · · · · · · · · · · · · · · · ·	2
	4
	2
	- - -
- · · · · · · · · · · · · · · · · · · ·	4
Problems and Programmed Exercises	
Counters and Similar Sequential Networks	
Objectives	2
	2
	4
-	•
<u>-</u>	
	•
• • • • • • • • • • • • • • • • • • •	
Problems	-
Analysis of Clocked Sequential Networks	
Objectives	3
Study Guide	3
A Sequential Parity Checker	3
Analysis by Signal Tracing and Timing Charts	3
State Tables and Graphs	3
	Objectives Study Guide Review of Combinational Network Design Design of Networks with Limited Gate Fan-in Simulation and Testing of Logic Networks Design Problems Flip-Flops Objectives Study Guide Gate Delays and Timing Diagrams The Set-Reset Flip-Flop The Trigger Flip-Flop The Clocked T Flip-Flop The Clocked T Flip-Flop The D Flip-Flop Clocked Flip-Flop Clocked Flip-Flop Scharacteristic Equations Problems and Programmed Exercises Counters and Similar Sequential Networks Objectives Study Guide Design of a Binary Counter Counter Design Using S-R Flip-Flops Counter Design Using J-K Flip-Flops Short-Cut Method for Deriving J-K Flip-Flop Input Equations Counter Design Using D Flip-Flops Design of a Code Converter Shift Registers Derivation of Flip-Flop Input Equations—Summary Problems Analysis of Clocked Sequential Networks Objectives Study Guide A Sequential Parity Checker Analysis by Signal Tracing and Timing Charts

v	ij
A١	,

CONTENTS

13.4	General Models for Sequential Networks Programmed Exercises and Problems	34 34
14	Derivation of State Graphs and Tables	
14.1 14.2 14.3 14.4	Objectives Study Guide Design of a Sequence Detector More Complex Design Problems	35 35 35 36 36 37
4 =	Programmed Exercises and Problems	
15	Reduction of State Tables State Assignment	
15.1 15.2 15.3 15.4 15.5 15.6 15.7 15.8	Objectives Study Guide Elimination of Redundant States Equivalent States Determination of State Equivalence Using an Implication Table Equivalent Sequential Networks Incompletely Specified State Tables Derivation of Flip-Flop Input Equations Equivalent State Assignments Guidelines for State Assignment Problems	38 39 39 39 40 40 40 41 41
16		42
16.1 16.2 16.3 16.4	Design Example—Code Converter Simulation and Testing of Sequential Networks	42 42 42 43 43 44
17	Iterative Networks	 ,
17.1 17.2 17.3	Design of a Comparator	44 45 45 45 45

7.4	Iterative Networks with Outputs from Each Cell Problems
8	MSI Integrated Circuits in Sequential Network Design
	Objectives
0.1	Study Guide
8.1 8.2	Integrated Circuit Shift Registers Integrated Circuit Counters
3.3	Design of Sequential Networks Using Counters
4	Register Transfers and 3-State Logic Problems
	Sequential Network Design with Programmable Logic Devices (PLDs)
	Objectives
	Study Guide
l	Design of Sequential Networks Using ROMs and PLAs
•	Design of Sequential Networks Using PALs
•	Other Sequential Programmable Logic Devices (PLDs) Programmable Gate Arrays (PGAs) Problems
)	Networks for Addition and Subtraction
	Objectives
	Study Guide
	Representation of Negative Numbers
	Design of Binary Adders
	Binary Subtracters Problems
	Networks for Arithmetic Operations
	Objectives
	Study Guide
l	Serial Adder with Accumulator
2	Design of a Parallel Multiplier
}	Design of a Binary Divider Programmed Exercises and Problems
ì	State Machine Design with SM Charts
	Objectives
	Study Guide

	_	•	4
ᇄ	E7	1	1
A	v		ı
	•	_	-

22.1	State Machine Charts	
22.2 22.3	Derivation of SM Charts Realization of SM Charts Problems	
23	Analysis of Asynchronous Sequential Networks	_
	Objectives Study Guide	
23.1	Study Guide Introduction	
23.2		
23.3 23.4		
<i>23.</i> ₩	Problems	
24	Derivation and Reduction of Primitive	_
	Flow Tables	
	Objectives	
.	Study Guide	
24.1	Derivation of Primitive Flow Tables	
24.2	Reduction of Primitive Flow Tables Programmed Exercise and Problems	
25	State Assignment and Dealization of	_
	State Assignment and Realization of Flow Tables	
	Objectives	
05.4	Study Guide	
25.1 25.2	Introductory Example State Assignments for 3- and 4-Row Tables	
25.2		
25.4	Completion of the Output Table	
25.5	The One-Hot Assignment	
	Programmed Exercise and Problems	
26	Hazards	-
	Objectives Study Guide	
26.1	Hazards in Combinational Networks	
26.2	Detection of Static 0- and 1-Hazards	
26.3	Dynamic Hazards	
26.4	Design of Hazard-Free Combinational Networks	
26.5 26.6	Essential Hazards Hazard-Free Realizations Using S-R Flip-Flops	
20.0	Problems	

Z 1	Asynchronous Sequential Network Design	
	Objectives	67
	Study Guide	67
27.1	Summary of Design Procedure	67
27.2	Short-Cut Method for Deriving S-R Flip-Flop	(0
27.2	Input Equations Design Example	68 68
27.3 27.4	Design Example Testing Asynchronous Sequential Networks	68
27.4	Design Problems	69
Appen	dixes	
A	Discrete and Integrated Circuit Logic Gates	
	Objectives	69
	Study Guide	69
A.1	Diode AND and OR Gates	69
	Transistor Logic Circuits	70
	TTL Integrated Circuit Logic	70
A.4	MOS and CMOS Logic Problems	70 71
	1 TOUICIIIS	7 1
В	IEEE Standard Logic Symbols	
B .1	Alternative Symbols for Gates and Flip-Flops	71
B.2	Representation of MSI Functions	71
	Proofs of Theorems	
U	Proois of Theorems	
C.1	Essential Prime Implicants	71
C.2	State Equivalence Theorem	72
C.3	Justification of Short-Cut Method for Deriving S-R Input Equations	72
	REFERENCES	72
	ANSWERS TO SELECTED STUDY GUIDE QUESTIONS AND PROBLEMS	72
		-

765

INDEX