

Microprocessors


8086 with Support Chips and 80386 in Protected Mode

PK Mukherjee



MICROPROCESSORS 8086 with Support Chips and 80386 in Protected Mode

P K Mukherjee





Alpha Science International Ltd.

Oxford, U.K.

Microprocessors

8086 with Support Chips and 80386 in Protected Mode 372 pgs. | 246 figs. | 18 tbls.

P K Mukherjee

Associate Professor Department of Electronics Engineering Institute of Technology Banaras Hindu University Varanasi

Copyright © 2014

ALPHA SCIENCE INTERNATIONAL LTD. 7200 The Quorum, Oxford Business Park North Garsington Road, Oxford OX4 2JZ, U.K.

www.alphasci.com

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without prior written permission of the publisher.

All the chips 80XX, 82XX and 80XXX are proprietary of Intel Corporations, USA. They have been reproduced in this book with permission from Intel Corporations, Santa Clara, USA.

ISBN 978-1-84265-787-4

Printed in India


MICROPROCESSORS

8086 with Support Chips and 80386 in Protected Mode

ERRATA (Microprocessors by P.K. Mukherjee)

Page No 2.11	In Line No 10	lower byte to be changed to lower
Page No 2.11	In Line No 12	upper byte to be changed to upper
Page No 4.12	In Fig. 4.8	The Lines coming from 8086 to 8288 are \overline{S}_2 - \overline{S}_0 and the line going from 8288 to 8282 (s) through Inverter is DEN
Page No 5.8	In Fig. 5.3	MOD (3) to be changed to MOD (2)
		REG (2) to be changed to REG (3)
Page No 5.9	In Section 5.4.1	MOD (3) to be changed to MOD (2)
		REG (2) to be changed to REG (3)
Page No 9.5	In Fig. 9.2	PBC Address to be changed to PCB Address
Page No 9.8	In Fig. 9.6	The FQP for P. ID 3 should be 2 instead of 6
		The FQP for P. ID 6 should be 0 instead of 2
		The FQP for P. ID 9 should be 6 instead of blank
		The FQP for P. ID 10 should be blank instead of 6
Page No 10.9	In Fig. 10.8	Right most extra lines are not required
Page No 10.11	In Fig. 10.10	The line going from 8288 to the NAND gate is DEN and the input to 8259 from 8086 is A_1 of the processor coming to A_0 of PIC
Page No 10.18	In Fig. 10.22	The gate, where $\overline{SP/EN}$ from 8259-A is going should be a NAND gate (instead of AND), and the other input of NAND is DEN coming from 8288 In last column, the middle chip is RAM (and not ROM)
Page No 11.1	In Fig. 11.1	The three inputs coming to 8255-A (not shown in the Figure) are \overline{RD} , \overline{WR} and \overline{CS}
Page No 11.4	In Fig. 11.2	LSB of the control word is PC_L (and not PC_1)
Page No 12.4	In 2 nd para 1 st line	the ESC code is followed by 3 bits (and not 5 bits)
Page No 12.5	In Fig. 12.3	The line going out of 8282(s) above A19-A0 is \overline{BHE} (and not \overline{DEN})
		In first para second line- the I/O processor can fetch (and not execute)
Page No 12.6	In Fig. No 12.4	It is Connection between 8086 and 8089 (and not between 8086 and 8087)
Page No 12.6	In Fig. 12.4	In left column the bottom most chip is 8089 (and not 8087)
		In mid column the chip at the bottom is 8259-A (and not 8288-A)
Page No 12.7	In Fig. 12.5	A module in Loosely coupled configuration (and not The AEN connection between 8289 and 8288)
Page No 12.13	In Fig. 12.9	BPRO from Arbiter 1 is going to BPRN of Arbiter 2
Page No 12.14	In Fig. 12.12	In 8288 the line coming from 8289 is AEN (and not CLK)
Page No 12.18	In last but one para	a (space) between transceiver and instead
	of 12.5.2- in last line	
Page No 12.19	In Fig. 12.16	The top chip on the left side is 8282 (and not 8285), next chip below it is 8286 (shown correctly).

		The top chip on the right side is 8289 (and not 8286), next chip below it is 8282 (and not 8288). The chip below that is 8286 (and not 8288).
Page No 12.19	In Fig. 12.16	MCE/PDEN should be changed to MCE/PDEN
Page No 12.20	In Fig. 11.17	Fig 11.17 should be Fig 12.17
Page No 12.20	In Fig. 12.17	The top chip on the left side is 8282 (and not 8285), next chip below it is 8286 (shown correctly). The chip below that is 8288 (not mentioned)
		The top chip on the right side is 8289 (and not 8286), next chip below it is 8282 (and not 8288). The chip below that is 8286 (and not 8288).
Page No 13.6	In Fig. 13.9	A (connection) between Sync character 2 and Sync character 1 block
Page No 13.7	In Fig. 13.10	SYNCDET/BRKDET pin is Bidirectional
Page No 13.19	In Fig. 13.19	The number of pins in 9 Pin DB Connector is 9 (and not 25 as shown)
Page No 14.2	In Fig. 14.1	Pin Outs of 8254 (and not 8285)
Page No 14.7	In Fig. 14.9	The correct Figure is as shown below (and not one given in the book)



Page No 14.9	In Fig. 14.12	The third pin from bottom on the left side is $\overline{\textbf{10W}}$ (and not $\overline{\textbf{L0W}}$)
Page No 14.17	In Fig. 14.15 (a)	It is Mode Register (and not Mode Rigister)
Page No 14.22	In Fig. 14.20	The Q output of FF1 will go to HOLD of 8086 The output of N (2) will go to \overline{OE} pin of 8282(1). The bottom chip is 8237
Page No 15.10	In Fig. 15.12	Around Q ₁ some additional lines are not required
Page No 15.11	In Fig. 15.13	Around Q ₁ some additional lines are not required
Page No 17.8	In Fig. 17.6	Should be changed to CS TI
Page No 19.3	In Fig. 19.2	The vertical line should be at 2 LSB (and not at 1 LSB)
Page No 19.17	In Fig. 19.16	Tag bits for Set No 2, Slot No 0 should be 10 (and not 100)

To my wife who left a bit too early



Preface

I was introduced to Microprocessors and related topics by great teachers like Prof. R N Biswas, Prof. S K Bose, Prof. G Barua, Prof. A Joshi, Prof. Raghuram, Prof. Srivatsan and many other eminent professors of IIT Kanpur during my two long term summer school in 1985 and 1992. Since then, I have been teaching Microprocessors at the Department of Electronics Engineering, Institute of Technology, Banaras Hindu University, Varanasi to B.Tech and M.Tech students.

There are some very good books on Microprocessors by eminent authors like Douglas V Hall, Liu and Gibbson, Ray and Bhurchandi, Bery B Bray, Antanokos, Singh and Trebble, Kenneth J Ayala, John Uffenbeck, S K Bose, Raffiquzamman, B P Singh and many more.

It was a long time desire of my students that I write a book on Microprocessors and that too exactly the way I teach in the class. With that in mind, I am trying to write this book.

I am sure it will be helpful to the undergraduate and post graduate students studying the course.

I am thankful to many of my students, who's interaction, within and out of the class compelled me to read the subject.

My gratitude to those teachers, who taught me teach.

P K Mukherjee

Contents

Prefa	ce		vii
1.	Intr	oduction	1.1
	1.1	Introduction	1.1
	1.2	History of First Microprocessor, Intel 4004	1.4
	1.3	Impact of Technology on the Design Philosophy	
		of Digital System Design	1.6
	1.4	Design of an LSI Based Programmable Digital System	1.6
	1.5	The Base Architecture of a Processor	1.8
	1.6	Interrupts	1.13
	1.7	ALU Block	1.14
		Summary	1.16
		Exercise	1.16
2.	Intr	oduction to Intel 8086	2.1
	2.1	Intel 8086 Microprocessor	2.1
		Summary	2.14
		Exercise	2.14
3.	Pin	Outs and Bus Cycle of Intel 8086 Microprocessor	3.1
	3.1	Pin outs of Intel 8086	3.1
	3.2	Pin details in Maximum Mode	3.18
		Exercise	3.20
4.	The	Latches (8282)	4.1
	4.1	The 8282	4.1
	4.2	The 8286	4.2
	4.3	The 8284 – A	4.4
	4.4	The Bus Controller 8288	4.9
		Exercise	4 12

0	-			
	on	ıte	n	LS

X

5.		Addressing Modes and Hand Coding of	- 1
		ruction in 8086	5.1
	5.1	Addressing Modes	5.1
	5.2	Control Transfer Addressing Modes	5.3
		Hand Coding an Instruction	5.7
	5.4	Now Let us Take Some Examples of Hand Coding an Instruction	5.9
		Summary	5.10
		Exercise	5.10
6.	Mer	nory and I/O Decoding Techniques	6.1
	6.1	Memory Decoding	6.1
	6.2	An Example	6.2
	6.3	Other Decoding Techniques	6.9
		Exercise	6.9
7.	Inpu	nt Output Techniques	7.1
		Connecting an I/O	7.1
	7.2	Ports	7.4
	7.3	I/O Techniques	7.5
		Summary	7.11
		Exercise	7.11
8.	Asse	embly Language Programming	8.1
	8.1	Syntax	8.1
	8.2	Assembler	8.2
	8.3	Assembler Directives	8.3
	8.4	Calling a Procedure	8.6
	8.5	Parameter Passing to a Procedure	8.9
	8.6	Types of PROC	8.16
	8.7	Example Program	8.16
		Summary	8.19
		Exercise	8.19
9.	Mul	ti Programming and iRMX-86	9.1
	9.1	System Configuration	9.1
	9.2	Multiuser System	9.3
	9.3	Switching Process Form One State to Another State	9.4
	9.4	Ready Q	9.4

		Contents	xi
	9.5	Changing Priority Dynamically	9.7
	9.6	iRMX – 86	9.8
	9.7	Semaphore	9.10
		Summary	9.14
		Exercise	9.14
10.		Programmable Interrupt Controller 8259-A	10.1
	10.1	Interrupt Sequence	10.1
		Pin Details and Working of 8259 – A (PIC)	10.1
		Internal Structure of PIC	10.3
		Different Modes of PIC	10.5
		Noise Immunity	10.11
		Programming the 8259-A	10.13
	10.7	Interfacing with the Processor	10.18
		Exercise	10.19
11.	Prog	grammable Peripheral Interface the 8255–A	11.1
	11.1	Pin Outs of 8255-A	11.1
	11.2	Working	11.2
	11.3	Assigning Address to the PPI	11.3
	11.4	Programming the 8255-A	11.4
	11.5	Application	11.9
12.	Mul	tiprocessing Capabilities of 8086	12.1
	12.1	Co Processor Configuration	12.1
	12.2	Closely Coupled Configuration	12.5
	12.3	Loosely Coupled Configuration	12.7
	12.4	Bus Arbiter 8289	12.8
	12.5	Connection Between 8086 and 8289 in Maximum Mode	12.14
	12.6	MM Bus Request through CBRQ	12.19
		Summary	12.21
		Exercise	12.22
13.		al Communication and USART	13.1
	13.1	Parallel Communication	13.1
	13.2	Serial Communication	13.1
		USART 8251-A	13.7
	13.4	RS-232C	13.18

xii	Contents
-----	----------

14.		Programmable Timer Counter (8254), Direct			
		nory Access Controller (8237) and Key			
	Boar	rd and Display Controller (8279)	14.1		
	14.1	Programmable Timer Counter (8254)	14.1		
	14.2	Programmable Direct Memory Access Controller			
		(DMAC) 8237	14.9		
	14.3	Keyboard and Display Controller 8279	14.24		
15.	Mer	nory	15.1		
	15.1	Memory	15.1		
	15.2	Read only Memory	15.3		
	15.3	EPROM or UV (Ultra Violet) Erasable PROM	15.4		
	15.4	Electrically Erasable Programmable Read Only Memory (EEPROM)	15.6		
	15.5		1010		
	15.5	Only Memory (FLASHEPROM)	15.8		
	15.6	Random Access Memory (RAM)	15.9		
		Static RAM	15.10		
	15.8	Dynamic RAM	15.13		
	15.9	Complementary Metal Oxide Field Effect Transistor (CMOSFET)	15.16		
16.	An 8	8086 Based System Design	16.1		
17	Inte	1 80386	17.1		
		Modes of Operation	17.1		
		The Segmentation Mechanism in 80386	17.3		
	17.3		17.12		
18.	Privilege Levels and Protection Mechanism 18.1				
	18.1	Privilege Levels	18.1		
	18.2	Privilege Rules	18.1		
	18.3	Conforming Code Segments	18.4		
	18.4	CALL GATES	18.5		
	18.5	Use of RPL to check the Privilege of Calling Program	18.10		
19.	Pagi	ng in 80386	19.1		
	19.1	Theory of Locality	19.1		
	19.2	Paging	19.1		
	19.3	Paging in 80386	19.5		

		- Contents	xiii
19.4	Cache		19.11
19.5	Virtual Memory		19.19
20. Mu	Iti Tasking Capabilities of 80386		20.1
20.1	Concept of Multitasking		20.1
20.2	TSS		20.1
20.3	Task Gate		20.4
20.4	TR		20.5
20.5	I/O Permission bit Map		20.7
20.6	Nesting of Tasks		20.8
21. Har	ndling Faults and Interrupts		21.1
21.1	Types of Interrupt		21.1
21.2	Interrupt Descriptor Table		21.2
22. Rea	l Mode Operation of 80386		22.1
22.1	MONITOR Program		22.1
23. Pip	elined 8 Bit Processor		23.1
23.1	Design Overview		23.2
23.2	Internal Architecture of Functional Units		23.6
23.3	Bus Interface Unit		23.7
23.4	Execution Unit		23.10
23.5	Design of EU Control Unit		23.12
References			R.1
Index			<i>I.1</i>