
FOURTH EDITION

MICROELECTRONIC Circuit Design




RICHARD C. JAEGER | TRAVIS N. BLALOCK

MICROELECTRONIC CIRCUIT DESIGN

RICHARD C. JAEGER

TRAVIS N. BLALOCK







MICROELECTRONIC CIRCUIT DESIGN, FOURTH EDITION

Published by McGraw-Hill, a business unit of The McGraw-Hill Companies, Inc., 1221 Avenue of the Americas, New York, NY 10020. Copyright © 2011 by The McGraw-Hill Companies, Inc. All rights reserved. Previous editions © 2008, 2004, and 1997. No part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written consent of The McGraw-Hill Companies, Inc., including, but not limited to, in any network or other electronic storage or transmission, or broadcast for distance learning.

Some ancillaries, including electronic and print components, may not be available to customers outside the United States.



This book is printed on recycled, acid-free paper containing 10% postconsumer waste.

1234567890 WDQ/WDQ109876543210

ISBN 978-0-07-338045-2 MHID 0-07-338045-8

Vice President & Editor-in-Chief: Marty Lange

Vice President, EDP / Central Publishing Services: Kimberly Meriwether-David

Global Publisher: Raghothaman Srinivasan Director of Development: Kristine Tibbetts Developmental Editor: Darlene M. Schueller Senior Sponsoring Editor: Peter E. Massar Senior Marketing Manager: Curt Reynolds Senior Project Manager: Jane Mohr

Senior Production Supervisor: Kara Kudronowicz Senior Media Project Manager: Sandra M. Schnee

Design Coordinator: Brenda A. Rolwes

Cover Designer: Studio Montage, St. Louis, Missouri Senior Photo Research Coordinator: John C. Leland

Photo Research: LouAnn K. Wilson

Compositor: MPS Limited, A Macmillan Company

Typeface: 10/12 Times Roman

Printer: Worldcolor

All credits appearing on page or at the end of the book are considered to be an extension of the copyright page.

Library of Congress Cataloging-in-Publication Data

Jaeger, Richard C.

Microelectronic circuit design / Richard C. Jaeger, Travis N. Blalock. — 4th ed.

p. cm.

ISBN 978-0-07-338045-2

1. Integrated circuits—Design and construction. 2. Semiconductors—Design and construction. 3. Electronic circuit design. I. Blalock, Travis N. II. Title.

TK7874.J333 2010

621.3815-dc22

2009049847

TO

To Joan, my loving wife and partner

-Richard C. Jaeger

In memory of my father, Professor Theron Vaughn Blalock, an inspiration to me and to the countless students whom he mentored both in electronic design and in life.

—Travis N. Blalock

PREFACE

Through study of this text, the reader will develop a comprehensive understanding of the basic techniques of modern electronic circuit design, analog and digital, discrete and integrated. Even though most readers may not ultimately be engaged in the design of integrated circuits (ICs) themselves, a thorough understanding of the internal circuit structure of ICs is prerequisite to avoiding many pitfalls that prevent the effective and reliable application of integrated circuits in system design.

Digital electronics has evolved to be an extremely important area of circuit design, but it is included almost as an afterthought in many introductory electronics texts. We present a more balanced coverage of analog and digital circuits. The writing integrates the authors' extensive industrial backgrounds in precision analog and digital design with their many years of experience in the classroom. A broad spectrum of topics is included, and material can easily be selected to satisfy either a two-semester or three-quarter sequence in electronics.

IN THIS EDITION

This edition continues to update the material to achieve improved readability and accessibility to the student. In addition to general material updates, a number of specific changes have been included in Parts I and II, Solid-State Electronics and Devices and Digital Electronics, respectively. A new closed-form solution to four-resistor MOSFET biasing is introduced as well as an improved iterative strategy for diode Q-point analysis. JFET devices are important in analog design and have been reintroduced at the end of Chapter 4. Simulation-based logic gate scaling is introduced in the MOS logic chapters, and an enhanced discussion of noise margin is included as a new Electronics-in-Action (EIA) feature. Current-mode logic (CML) is heavily used in high performance SiGe ICs, and a CML section is added to the Bipolar Logic chapter.

This revision contains major reorganization and revision of the analog portion (Part III) of the text. The introductory amplifier material (old Chapter 10) is now introduced

in a "just-in-time" basis in the three op-amp chapters. Specific sections have been added with qualitative descriptions of the operation of basic op-amp circuits and each transistor amplifier configuration as well as the transistors themselves.

Feedback analysis using two-ports has been eliminated from Chapter 18 in favor of a consistent loop-gain analysis approach to all feedback configurations that begins in the op-amp chapters. The important successive voltage and current injection technique for finding loop-gain is now included in Chapter 11, and Blackman's theorem is utilized to find input and output resistances of closed-loop amplifiers. SPICE examples have been modified to utilize three- and five-terminal built-in op-amp models.

Chapter 10, Analog Systems and Ideal Operational Amplifiers, provides an introduction to amplifiers and covers the basic ideal op-amp circuits.

Chapter 11, Characteristics and Limitations of Operational Amplifiers, covers the limitations of nonideal op amps including frequency response and stability and the four classic feedback circuits including series-shunt, shunt-shunt, shunt-series and series-series feedback amplifiers.

Chapter 12, Operational Amplifier Applications, collects together all the op-amp applications including multistage amplifiers, filters, A/D and D/A converters, sinusoidal oscillators, and multivibrators.

Redundant material in transistor amplifier chapters 13 and 14 has been merged or eliminated wherever possible. Other additions to the analog material include discussion of relations between MOS logic inverters and common-source amplifiers, distortion reduction through feedback, the relationship between step response and phase margin, NMOS differential amplifiers with NMOS load transistors, the regulated cascode current source, and the Gilbert multiplier.

Because of the renaissance and pervasive use of RF circuits, the introductory section on RF amplifiers, now in Chapter 17, has been expanded to include shunt-peaked and tuned amplifiers, and the use of inductive degeneration in common-source amplifiers. New material on mixers includes passive, active, single- and double-balanced mixers and the widely used Gilbert mixer.

Chapter 18, Transistor Feedback Amplifiers and Oscillators, presents examples of transistor feedback amplifiers and transistor oscillator implementations. The transistor oscillator section has been expanded to include a discussion of negative resistance in oscillators and the negative G_m oscillator cell.

Several other important enhancements include:

- SPICE support on the web now includes examples in NI MultisimTM software in addition to PSpice[®].
- At least 35 percent revised or new problems.
- New PowerPoint[®] slides are available from McGraw-Hill.
- A group of tested design problems are also available.

The Structured Problem Solving Approach continues to be utilized throughout the examples. We continue to expand the popular Electronics-in-Action Features with the addition of Diode Rectifier as an AM Demodulator; High Performance CMOS Technologies; A Second Look at Noise Margins (graphical flip-flop approach); Offset Voltage, Bias Current and CMRR Measurement; Sample-and-Hold Circuits; Voltage Regulator with Series Pass Transistor; Noise Factor, Noise Figure and Minimum Detectable Signal; Series-Parallel and Parallel-Series Network Transformations; and Passive Diode Ring Mixer.

Chapter Openers enhance the readers understanding of historical developments in electronics. Design notes highlight important ideas that the circuit designer should remember. The World Wide Web is viewed as an integral extension of the text, and a wide range of supporting materials and resource links are maintained and updated on the McGraw-Hill website (www.mhhe.com/jaeger).

Features of the book are outlined below.

The Structured Problem-Solving Approach is used throughout the examples.

Electronics-in-Action features in each chapter.

Chapter openers highlighting developments in the field of electronics.

Design Notes and emphasis on practical circuit design.

Broad use of SPICE throughout the text and examples.

Integrated treatment of device modeling in SPICE.

Numerous Exercises, Examples, and Design Examples.

Large number of new problems.

Integrated web materials.

Continuously updated web resources and links.

Placing the digital portion of the book first is also beneficial to students outside of electrical engineering, particularly computer engineering or computer science majors, who may only take the first course in a sequence of electronics courses.

The material in Part II deals primarily with the internal design of logic gates and storage elements. A comprehensive discussion of NMOS and CMOS logic design is presented in Chapters 6 and 7, and a discussion of memory cells and peripheral circuits appears in Chapter 8. Chapter 9 on bipolar logic design includes discussion of ECL, CML and TTL. However, the material on bipolar logic has been reduced in deference to the import of MOS technology. This text does not include any substantial design at the logic block level, a topic that is fully covered in digital design courses.

Parts I and II of the text deal only with the large-signal characteristics of the transistors. This allows readers to become comfortable with device behavior and i-v characteristics before they have to grasp the concept of splitting circuits into different pieces (and possibly different topologies) to perform dc and ac small-signal analyses. (The concept of a small-signal is formally introduced in Part III, Chapter 13.)

Although the treatment of digital circuits is more extensive than most texts, more than 50 percent of the material in the book, Part III, still deals with traditional analog circuits. The analog section begins in Chapter 10 with a discussion of amplifier concepts and classic ideal op-amp circuits. Chapter 11 presents a detailed discussion of nonideal op amps, and Chapter 12 presents a range of op-amp applications. Chapter 13 presents a comprehensive development of the small-signal models for the diode, BJT, and FET. The hybrid-pi model and pi-models for the BJT and FET are used throughout.

Chapter 14 provides in-depth discussion of singlestage amplifier design and multistage ac coupled amplifiers. Coupling and bypass capacitor design is also covered in Chapter 14. Chapter 15 discusses dc coupled multistage amplifiers and introduces prototypical op amp circuits. Chapter 16 continues with techniques that are important in IC design and studies the classic 741 operational amplifier.

Chapter 17 develops the high-frequency models for the transistors and presents a detailed discussion of analysis of high-frequency circuit behavior. The final chapter presents examples of transistor feedback amplifiers. Discussion of feedback amplifier stability and oscillators conclude the text.

DESIGN

Design remains a difficult issue in educating engineers. The use of the well-defined problem-solving methodology presented in this text can significantly enhance the students ability to understand issues related to design. The design examples assist in building an understanding of the design process.

Part II launches directly into the issues associated with the design of NMOS and CMOS logic gates. The effects of device and passive-element tolerances are discussed throughout the text. In today's world, low-power, low-voltage design, often supplied from batteries, is playing an increasingly important role. Logic design examples have moved away from 5 V to lower power supply levels. The use of the computer, including MATLAB®, spreadsheets, or standard high-level languages to explore design options is a thread that continues throughout the text.

Methods for making design estimates and decisions are stressed throughout the analog portion of the text. Expressions for amplifier behavior are simplified beyond the standard hybrid-pi model expressions whenever appropriate. For example, the expression for the voltage gain of an amplifier in most texts is simply written as $|A_v| = g_m R_L$, which tends to hide the power supply voltage as the fundamental design variable. Rewriting this expression in approximate form as $g_m R_L \cong 10 V_{CC}$ for the BJT, or $g_m R_L \cong V_{DD}$ for the FET, explicitly displays the dependence of amplifier design on the choice of power supply voltage and provides a simple first-order design estimate for the voltage gain of the common-emitter and common-source amplifiers. The gain advantage of the BJT stage is also clear. These approximation techniques and methods for performance estimation are included as often as possible. Comparisons and design tradeoffs between the properties of BJTs and FETs are included throughout Part III.

Worst-case and Monte-Carlo analysis techniques are introduced at the end of the first chapter. These are not topics traditionally included in undergraduate courses. However, the ability to design circuits in the face of wide component tolerances and variations is a key component of electronic circuit design, and the design of circuits using standard components and tolerance assignment are discussed in examples and included in many problems.

PROBLEMS AND INSTRUCTOR SUPPORT

Specific design problems, computer problems, and SPICE problems are included at the end of each chapter. Design problems are indicated by \bigcirc , computer problems are in-

dicated by , and SPICE problems are indicated by .

The problems are keyed to the topics in the text with the more difficult or time-consuming problems indicated by and **. An Instructor's Manual containing solutions to all the problems is available from the authors. In addition, the graphs and figures are available as PowerPoint files and can be retrieved from the website. Instructor notes are available as PowerPoint slides.

ELECTRONIC TEXTBOOK OPTION

This text is offered through CourseSmart for both instructors and students. CourseSmart is an online resource where students can purchase the complete text online at almost half the cost of a traditional text. Purchasing the eTextbook allows students to take advantage of CourseSmart's web tools for learning, which include full text search, notes and highlighting, and email tools for sharing notes between classmates. To learn more about CourseSmart options, contact your sales representative or visit www.CourseSmart.com.

COSMOS

Complete Online Solutions Manual Organization System (COSMOS). Professors can benefit from McGraw-Hill's COSMOS electronic solutions manual. COSMOS enables instructors to generate a limitless supply of problem material for assignment, as well as transfer and integrate their own problems into the software. For additional information, contact your McGraw-Hill sales representative.

COMPUTER USAGE AND SPICE

The computer is used as a tool throughout the text. The authors firmly believe that this means more than just the use of the SPICE circuit analysis program. In today's computing environment, it is often appropriate to use the computer to explore a complex design space rather than to try to reduce a complicated set of equations to some manageable analytic form. Examples of the process of setting up equations for iterative evaluation by computer through the use of spreadsheets, MATLAB, and/or standard high-level language programs are illustrated in several places in the text. MATLAB is also used for Nyquist and Bode plot generation and is very useful for Monte Carlo analysis.

On the other hand, SPICE is used throughout the text. Results from SPICE simulation are included throughout and numerous SPICE problems are to be found in the problem sets. Wherever helpful, a SPICE analysis is used with most examples. This edition also emphasizes the differences and utility of the dc, ac, transient, and transfer function analysis modes in SPICE. A discussion of SPICE

device modeling is included following the introduction to each semiconductor device, and typical SPICE model parameters are presented with the models.

ACKNOWLEDGMENTS

We want to thank the large number of people who have had an impact on the material in this text and on its preparation. Our students have helped immensely in polishing the manuscript and have managed to survive the many revisions of the manuscript. Our department heads, J. D. Irwin of Auburn University and L. R. Harriott of the University of Virginia, have always been highly supportive of faculty efforts to develop improved texts.

We want to thank all the reviewers and survey respondents including

Vijay K. Arora
Wilkes University
Kurt Behpour
California Polytechnic
State University,
San Luis Obispo
David A. Borkholder
Rochester Institute of
Technology
Dmitri Donetski
Stony Brook University
Ethan Farquhar
The University of Tennessee,
Knoxville
Melinda Holtzman

Portland State University

Anthony Johnson
The University of Toledo
Marian K. Kazimierczuk
Wright State University
G. Roientan Lahiji
Professor, Iran University
of Science and
Technology
Adjunct Professor,
University of Michigan
Stanislaw F. Legowski
University of Wyoming
Milica Markovic
California State University
Sacramento

James E. Morris
Portland State University
Maryam Moussavi
California State University
Long Beach

Kenneth V. Noren
University of Idaho
John Ortiz
University of Texas at
San Antonio

We are also thankful for inspiration from the classic text *Applied Electronics* by J. F. Pierce and T. J. Paulus. Professor Blalock learned electronics from Professor Pierce many years ago and still appreciates many of the analytical techniques employed in their long out-of-print text.

We would like to thank Gabriel Chindris of Technical University of Cluj-Napoca in Romania for his assistance in creating the simulations for the NI MultisimTM examples.

Finally, we want to thank the team at McGraw-Hill including Raghothaman Srinivasan, Global Publisher; Darlene Schueller, Developmental Editor; Curt Reynolds, Senior Marketing Manager; Jane Mohr, Senior Project Manager; Brenda Rolwes, Design Coordinator; John Leland and LouAnn Wilson, Photo Research Coordinators; Kara Kudronowicz, Senior Production Supervisor; Sandy Schnee, Senior Media Project Manager; and Dheeraj Chahal, Full Service Project Manager, MPS Limited.

In developing this text, we have attempted to integrate our industrial backgrounds in precision analog and digital design with many years of experience in the classroom. We hope we have at least succeeded to some extent. Constructive suggestions and comments will be appreciated.

> Richard C. Jaeger Auburn University

Travis N. Blalock
University of Virginia

CHAPTER-BY-CHAPTER SUMMARY

PART I—SOLID-STATE ELECTRONICS AND DEVICES

Chapter 1 provides a historical perspective on the field of electronics beginning with vacuum tubes and advancing to giga-scale integration and its impact on the global economy. Chapter 1 also provides a classification of electronic signals and a review of some important tools from network analysis, including a review of the ideal operational amplifier. Because developing a good problem-solving methodology is of such import to an engineer's career, the comprehensive Structured Problem Solving Approach is used to help the students develop their problem solving skills. The structured approach is discussed in detail in the first chapter and used in all the subsequent examples in the text. Component tolerances and variations play an extremely important role in practical circuit design, and Chapter 1 closes with introductions to tolerances, temperature coefficients, worst-case design, and Monte Carlo analysis.

Chapter 2 deviates from the recent norm and discusses semiconductor materials including the covalent-bond and energy-band models of semiconductors. The chapter includes material on intrinsic carrier density, electron and hole populations, *n*- and *p*-type material, and impurity doping. Mobility, resistivity, and carrier transport by both drift and diffusion are included as topics. Velocity saturation is discussed, and an introductory discussion of microelectronic fabrication has been merged with Chapter 2.

Chapter 3 introduces the structure and i-v characteristics of solid-state diodes. Discussions of Schottky diodes, variable capacitance diodes, photo-diodes, solar cells, and LEDs are also included. This chapter introduces the concepts of device modeling and the use of different levels of modeling to achieve various approximations to reality. The SPICE model for the diode is discussed. The concepts of bias, operating point, and load-line are all introduced, and iterative mathematical solutions are also used to find the operating point with MATLAB and spreadsheets. Diode applications in rectifiers are discussed in detail and a

discussion of the dynamic switching characteristics of diodes is also presented.

Chapter 4 discusses MOS and junction field-effect transistors, starting with a qualitative description of the MOS capacitor. Models are developed for the FET i-v characteristics, and a complete discussion of the regions of operation of the device is presented. Body effect is included. MOS transistor performance limits including scaling, cutoff frequency, and subthreshold conduction are discussed as well as basic Λ -based layout methods. Biasing circuits and load-line analysis are presented. The FET SPICE models and model parameters are discussed in Chapter 4.

Chapter 5 introduces the bipolar junction transistor and presents a heuristic development of the Transport (simplified Gummel-Poon) model of the BJT based upon superposition. The various regions of operation are discussed in detail. Common-emitter and common-base current gains are defined, and base transit-time, diffusion capacitance and cutoff frequency are all discussed. Bipolar technology and physical structure are introduced. The four-resistor bias circuit is discussed in detail. The SPICE model for the BJT and the SPICE model parameters are discussed in Chapter 5.

PART II — DIGITAL ELECTRONICS

Chapter 6 begins with a compact introduction to digital electronics. Terminology discussed includes logic levels, noise margins, rise-and-fall times, propagation delay, fan out, fan in, and power-delay product. A short review of Boolean algebra is included. The introduction to MOS logic design is now merged with Chapter 6 and follows the historical evolution of NMOS logic gates focusing on the design of saturated-load, and depletion-load circuit families. The impact of body effect on MOS logic circuit design is discussed in detail. The concept of reference inverter scaling is developed and employed to affect the design of other inverters, NAND gates, NOR gates, and complex logic functions throughout Chapters 6 and 7. Capacitances in MOS

circuits are discussed, and methods for estimating the propagation delay and power-delay product of NMOS logic are presented. Details of several of the propagation delay analyses are moved to the MCD website, and the delay equation results for the various families have been collapsed into a much more compact form. The pseudo NMOS logic gate is discussed and provides a bridge to CMOS logic in Chapter 7.

CMOS represents today's most important integrated circuit technology, and Chapter 7 provides an in-depth look at the design of CMOS logic gates including inverters, NAND and NOR gates, and complex logic gates. The CMOS designs are based on simple scaling of a reference inverter design. Noise margin and latchup are discussed as well as a comparison of the power-delay products of various MOS logic families. Dynamic logic circuits and cascade buffer design are discussed in Chapter 7. A discussion of BiCMOS logic circuitry has been added to Chapter 9 after bipolar logic is introduced.

Chapter 8 ventures into the design of memory and storage circuits, including the six-transistor, four-transistor, and one-transistor memory cells. Basic sense-amplifier circuits are introduced as well as the peripheral address and decoding circuits needed in memory designs. ROMs and flip-flop circuitry are included in Chapter 8.

Chapter 9 discusses bipolar logic circuits including emitter-coupled logic and transistor-transistor logic. The use of the differential pair as a current switch and the large-signal properties of the emitter follower are introduced. An introduction to CML, widely used in SiGe design, follows the ECL discussion. Operation of the BJT as a saturated switch is included and followed by a discussion of low voltage and standard TTL. An introduction to BiCMOS logic now concludes the chapter on bipolar logic.

PART III - ANALOG ELECTRONICS

Chapter 10 provides a succinct introduction to analog electronics. The concepts of voltage gain, current gain, power gain, and distortion are developed and have been merged on a "just-in-time" basic with the discussion of the classic ideal operational amplifier circuits that include the inverting, noninverting, summing, and difference amplifiers and the integrator and differentiator. Much care has been taken to be consistent in the use of the notation that defines these quantities as well as in the use of dc, ac, and total signal notation throughout the book. Bode plots are reviewed and amplifiers are classified by frequency response. MATLAB is utilized as a tool for producing Bode plots. SPICE simulation using built-in SPICE models is introduced.

Chapter 11 focuses on a comprehensive discussion of the characteristics and limitations of real operational amplifiers including the effects of finite gain and input resistance, nonzero output resistance, input offset voltage, input bias and offset currents, output voltage and current limits, finite bandwidth, and common-mode rejection. A consistent loop-gain analysis approach is used to study the four classic feedback configurations, and Blackman's theorem is utilized to find input and output resistances of closed-loop amplifiers. The important successive voltage and current injection technique for finding loop-gain is now included in Chapter 11. Relationships between the Nyquist and Bode techniques are explicitly discussed. Stability of first-, second- and third-order systems is discussed, and the concepts of phase and gain margin are introduced. Relationships between Nyquist and Bode techniques are explicitly discussed. A section concerning the relationship between phase margin and time domain response has been added. The macro model concept is introduced and the discussion of SPICE simulation of op-amp circuits using various levels of models continues in Chapter 11.

Chapter 12 covers a wide range of operational amplifier applications that include multistage amplifiers, the instrumentation amplifier, and continuous time and discrete time active filters. Cascade amplifiers are investigated including a discussion of the bandwidth of multistage amplifiers. An introduction to D/A and A/D converters appears in this chapter. The Barkhausen criterion for oscillation are presented and followed by a discussion of op-amp-based sinusoidal oscillators. Nonlinear circuits applications including rectifiers, Schmitt triggers, and multivibrators conclude the material in Chapter 12.

Chapter 13 begins the general discussion of linear amplification using the BJT and FET as C-E and C-S amplifiers. Biasing for linear operation and the concept of small-signal modeling are both introduced, and small-signal models of the diode, BJT, and FET are all developed. The limits for small-signal operation are all carefully defined. The use of coupling and bypass capacitors and inductors to separate the ac and dc designs is explored. The important $10V_{CC}$ and V_{DD} design estimates for the voltage gain of the C-E and C-S amplifiers are introduced, and the role of transistor amplification factor in bounding circuit performance is discussed. The role of Q-point design on power dissipation and signal range is also introduced.

Chapter 14 proceeds with an in-depth comparison of the characteristics of single-transistor amplifiers, including small-signal amplitude limitations. Appropriate points for signal injection and extraction are identified, and amplifiers are classified as inverting amplifiers (C-E, C-S), noninverting amplifiers (C-B, C-G), and followers (C-C, C-D). The treatment of MOS and bipolar devices is merged from Chapter 14 on, and design tradeoffs between

the use of the BJT and the FET in amplifier circuits is an important thread that is followed through all of Part III. A detailed discussion of the design of coupling and bypass capacitors and the role of these capacitors in controlling the low frequency response of amplifiers appears in this chapter.

Chapter 15 explores the design of multistage direct coupled amplifiers. An evolutionary approach to multistage op amp design is used. MOS and bipolar differential amplifiers are first introduced. Subsequent addition of a second gain stage and then an output stage convert the differential amplifiers into simple op amps. Class A, B, and AB operation are defined. Electronic current sources are designed and used for biasing of the basic operational amplifiers. Discussion of important FET-BJT design tradeoffs are included wherever appropriate.

Chapter 16 introduces techniques that are of particular import in integrated circuit design. A variety of current mirror circuits are introduced and applied in bias circuits and as active loads in operational amplifiers. A wealth of circuits and analog design techniques are explored through the detailed analysis of the classic 741 operational amplifier. The bandgap reference and Gilbert analog multiplier are introduced in Chapter 16.

Chapter 17 discusses the frequency response of analog circuits. The behavior of each of the three categories of single-stage amplifiers (C-E/C-S, C-B/C-G, and C-C/C-D) is discussed in detail, and BJT behavior is contrasted with that of the FET. The frequency response of the transistor is discussed, and the high frequency, small-signal models are developed for both the BJT and FET. Miller multiplication is used to obtain estimates of the lower and upper cutoff frequencies of complex multistage amplifiers. Gainbandwidth products and gain-bandwidth tradeoffs in design are discussed. Cascode amplifier frequency response, and tuned amplifiers are included in this chapter.

Because of the renaissance and pervasive use of RF circuits, the introductory section on RF amplifiers has been expanded to include shunt-peaked and tuned amplifiers, and the use of inductive degeneration in common-source amplifiers. New material on mixers includes passive and active single- and double-balanced mixers and the widely used Gilbert mixer.

Chapter 18 presents detailed examples of feedback as applied to transistor amplifier circuits. The loop-gain analysis approach introduced in Chapter 11 is used to find the closed-loop amplifier gain of various amplifiers, and Blackman's theorem is utilized to find input and output resistances of closed-loop amplifiers.

Amplifier stability is also discussed in Chapter 18, and Nyquist diagrams and Bode plots (with MATLAB) are used to explore the phase and gain margin of amplifiers. Basic single-pole op amp compensation is discussed, and the unity gain-bandwidth product is related to amplifier slew rate. Design of op amp compensation to achieve a desired phase margin is discussed. The discussion of transistor oscillator circuits includes the Colpitts, Hartley and negative G_m configurations. Crystal oscillators are also discussed.

Three **Appendices** include tables of standard component values (Appendix A), summary of the device models and sample SPICE parameters (Appendix B) and review of two-port networks (Appendix C). Data sheets for representative solid-state devices and operational amplifiers are available via the WWW.

FLEXIBILITY

The chapters are designed to be used in a variety of different sequences, and there is more than enough material for a two-semester or three-quarter sequence in electronics. One can obviously proceed directly through the book. On the other hand, the material has been written so that the BJT chapter can be used immediately after the diode chapter if so desired (i.e., a 1-2-3-5-4 chapter sequence). At the present time, the order actually used at Auburn University is:

- 1. Introduction
- 2. Solid-State Electronics
- 3. Diodes
- 4. FETs
- 6. Digital Logic
- 7. CMOS Logic
- 8. Memory
- 5. The BJT
- 9. Bipolar Logic

10-18. Analog in sequence

The chapters have also been written so that Part II, Digital Electronics, can be skipped, and Part III, Analog Electronics, can be used directly after completion of the coverage of the solid-state devices in Part I. If so desired, many of the quantitative details of the material in Chapter 2 may be skipped. In this case, the sequence would be

- 1. Introduction
- 2. Solid-State Electronics
- 3. Diodes
- 4. FETs
- 5. The BJT

10-18. Analog in sequence

BRIEF CONTENTS

Preface xx

PARTONE

SOLID STATE ELECTRONICS AND DEVICES

- 1 Introduction to Electronics 3
- 2 Solid-State Electronics 42
- 3 Solid-State Diodes and Diode Circuits 74
- 4 Field-Effect Transistors 145
- 5 Bipolar Junction Transistors 217

PARTTWO

DIGITAL ELECTRONICS

- 6 Introduction to Digital Electronics 287
- 7 Complementary MOS (CMOS) Logic Design 367
- 8 MOS Memory and Storage Circuits 416
- 9 Bipolar Logic Circuits 460

PARTTHREE

ANALOG ELECTRONICS

- 10 Analog Systems and Ideal Operational Amplifiers 529
- 11 Nonideal Operational Amplifiers and Feedback Amplifier Stability 600

- 12 Operational Amplifier Applications 697
- 13 Small-Signal Modeling and Linear Amplification 786
- 14 Single-Transistor Amplifiers 857
- 15 Differential Amplifiers and Operational Amplifier Design 968
- 16 Analog Integrated Circuit Design Techniques 1046
- 17 Amplifier Frequency Response 1128
- 18 Transistor Feedback Amplifiers and Oscillators 1228

APPENDIXES

- A Standard Discrete Component Values 1300
- B Solid-State Device Models and SPICE Simulation Parameters 1303
- C Two-Port Review 1310

Index 1313

CONTENTS

Preface xx

PARTONE

SOLID STATE ELECTRONIC AND DEVICES 1

CHAPTER 1

INTRODUCTION TO ELECTRONICS 3

- 1.1 A Brief History of Electronics:From Vacuum Tubes to Giga-ScaleIntegration 5
- 1.2 Classification of Electronic Signals 8
 - 1.2.1 Digital Signals 9
 - 1.2.2 Analog Signals 9
 - 1.2.3 A/D and D/A Converters—Bridging the Analog and Digital Domains 10
- 1.3 Notational Conventions 12
- 1.4 Problem-Solving Approach 13
- 1.5 Important Concepts from Circuit Theory 15
 - 1.5.1 Voltage and Current Division 15
 - 1.5.2 Thévenin and Norton Circuit Representations 16
- 1.6 Frequency Spectrum of Electronic Signals 21
- 1.7 Amplifiers 22
 - 1.7.1 Ideal Operational Amplifiers 23
 - 1.7.2 Amplifier Frequency Response 25
- 1.8 Element Variations in Circuit Design 26
 - 1.8.1 Mathematical Modeling of Tolerances 26
 - 1.8.2 Worst-Case Analysis 27
 - 1.8.3 Monte Carlo Analysis 29
 - 1.8.4 Temperature Coefficients 32
- 1.9 Numeric Precision 34

Summary 34

Key Terms 35

References 36

Additional Reading 36

Problems 37

CHAPTER 2

SOLID-STATE ELECTRONICS 42

- 2.1 Solid-State Electronic Materials 44
- 2.2 Covalent Bond Model 45
- 2.3 Drift Currents and Mobility in Semiconductors 48
 - 2.3.1 Drift Currents 48
 - 2.3.2 Mobility 49
 - 2.3.3 Velocity Saturation 49
- 2.4 Resistivity of Intrinsic Silicon 50
- 2.5 Impurities in Semiconductors 51
 - 2.5.1 Donor Impurities in Silicon 52
 - 2.5.2 Acceptor Impurities in Silicon 52
- 2.6 Electron and Hole Concentrations in Doped Semiconductors 52
 - 2.6.1 n-Type Material ($N_D > N_A$) 53
 - 2.6.2 p-Type Material $(N_A > N_D)$ 54
- 2.7 Mobility and Resistivity in Doped Semiconductors 55
- 2.8 Diffusion Currents 59
- 2.9 Total Current 60
- 2.10 Energy Band Model 61
 - 2.10.1 Electron-Hole Pair Generation in an Intrinsic Semiconductor 61
 - 2.10.2 Energy Band Model for a Doped Semiconductor 62
 - 2.10.3 Compensated Semiconductors 62
- 2.11 Overview of Integrated Circuit

Fabrication 64

Summary 67

Key Terms 68

Reference 69

Additional Reading 69

Important Equations 69

Problems 70

CHAPTER 3

SOLID-STATE DIODES AND DIODE CIRCUITS 74

- 3.1 The pn Junction Diode 75
 - 3.1.1 pn Junction Electrostatics 75
 - 3.1.2 Internal Diode Currents 79

3.2	The <i>i-v</i> (Characteristics of the Diode 80	3.14	Full-Way	ve Rectifier Circuits 123
3.3	The Dio	de Equation: A Mathematical Model		3.14.1	Full-Wave Rectifier with Negative
	for the [Diode 82			Output Voltage 124
3.4	Diode Characteristics Under Reverse, Zero,		3.15	Full-Wave Bridge Rectification 125	
	and Forward Bias 85		3.16		r Comparison and Design
	3.4.1	Reverse Bias 85	0.10	Tradeoffs 125	
	3.4.2	Zero Bias 85	3.17		c Switching Behavior of the
		Forward Bias 86	3.17		
0.5	3.4.3		0.40	Diode 129	
3.5		emperature Coefficient 89	3.18	Photo Diodes, Solar Cells, and	
3.6		Under Reverse Bias 89			mitting Diodes 130
	3.6.1	Saturation Current in Real		3.18.1	Photo Diodes and
		Diodes 90			Photodetectors 130
	3.6.2	Reverse Breakdown 91		3.18.2	Power Generation from Solar
	3.6.3	Diode Model for the Breakdown			Cells 131
		Region 92		3.18.3	Light-Emitting Diodes (LEDs) 132
3.7	pn Junction Capacitance 92			Summa	
	3.7.1 Reverse Bias 92			Key Ter	ms 134
	3.7.2	Forward Bias 93		Reference 135	
3.8	Schottk	y Barrier Diode 93		Additio	nal Reading 135
3.9	Diode S	SPICE Model and Layout 94		Problem	ns 135
3.10		Circuit Analysis 96			
	3.10.1	Load-Line Analysis 96	CHAP	TER 4	
	3.10.2	Analysis Using the Mathematical			
	0.10.2	Model for the Diode 98	FIELD	FIELD-EFFECT TRANSISTORS 145	
	3.10.3	The Ideal Diode Model 102	4.1	Charact	teristics of the MOS Capacitor 146
	3.10.4	Constant Voltage Drop Model 104		4.1.1	Accumulation Region 147
	3.10.5	Model Comparison and		4.1.2	Depletion Region 148
		Discussion 105		4.1.3	Inversion Region 148
3.11	Multipl	e-Diode Circuits 106	4.2	The NN	1OS Transistor 148
3.12	Analysis of Diodes Operating in the			4.2.1	Qualitative i-v Behavior of the
	Breakdown Region 109				NMOS Transistor 149
		Load-Line Analysis 109		4.2.2	Triode Region Characteristics of the
	3.12.2	Analysis with the Piecewise Linear			NMOS Transistor 150
	0.12.2	Model 109		4.2.3	On Resistance 153
	3.12.3	Voltage Regulation 110		4.2.4	Saturation of the <i>i-v</i>
	3.12.4	Analysis Including Zener		4.2.4	Characteristics 154
	3.12.4	Resistance 111		40 E	Mathematical Model in the
	0.40.5			4.2.5	
	3.12.5	Line and Load Regulation 112			Saturation (Pinch-Off) Region 155
3.13		ave Rectifier Circuits 113		4.2.6	Transconductance 157
	3.13.1	Half-Wave Rectifier with Resistor		4.2.7	Channel-Length Modulation 157
		Load 113		4.2.8	Transfer Characteristics and
	3.13.2	Rectifier Filter Capacitor 114			Depletion-Mode MOSFETS 158
	3.13.3	Half-Wave Rectifier with RC		4.2.9	Body Effect or Substrate
		Load 115			Sensitivity 159
	3.13.4	Ripple Voltage and Conduction	4.3	PMOS '	Transistors 161
		Interval 116	4.4	MOSFE	T Circuit Symbols 163
	3.13.5	Diode Current 118	4.5	Capaci	tances in MOS Transistors 165
	3.13.6	Surge Current 120		4.5.1	NMOS Transistor Capacitances in
	3.13.7	Peak-Inverse-Voltage (PIV)			the Triode Region 165
		Rating 120		4.5.2	Capacitances in the Saturation
	3.13.8	Diode Power Dissipation 120			Region 166
	3.13.9	Half-Wave Rectifier with Negative		4.5.3	Capacitances in Cutoff 166
	5.10.5	Output Voltage 121	4.6		ET Modeling in SPICE 167
			7.0		

Contents ix

4.7		ansistor Scaling 169	5.3		Transistor 225
	4.7.1	Drain Current 169	5.4		ent Circuit Representations for the
	4.7.2	Gate Capacitance 169			ort Models 227
	4.7.3	Circuit and Power Densities 170	5.5		Characteristics of the Bipolar
	4.7.4	Power-Delay Product 170		Transist	
	4.7.5	Cutoff Frequency 171		5.5.1	Output Characteristics 228
	4.7.6	High Field Limitations 171		5.5.2	Transfer Characteristics 229
	4.7.7 Subthreshold Conduction 172		5.6		erating Regions of the Bipolar
4.8		ransistor Fabrication and Layout		Transist	
		Rules 172	5.7		ort Model Simplifications 231
	4.8.1	Minimum Feature Size and		5.7.1	Simplified Model for the Cutoff
	400	Alignment Tolerance 173		5.70	Region 231
	4.8.2	MOS Transistor Layout 173		5.7.2	Model Simplifications for the
4.9	Biasing the NMOS Field-Effect Transistor 176				Forward-Active Region 233
				5.7.3	Diodes in Bipolar Integrated
	4.9.1	Why Do We Need Bias? 176		F 7 4	Circuits 239
	4.9.2	Constant Gate-Source Voltage		5.7.4	Simplified Model for the
	400	Bias 178			Reverse-Active Region 240
	4.9.3	Load Line Analysis for the		5.7.5	Modeling Operation in the Saturation Region 242
	404	Q-Point 181	E 0	Nonido	al Behavior of the Bipolar
4.10	4.9.4 Biacina	Four-Resistor Biasing 182	5.8		사용 사용 이 아름이 하다면 어느 이렇게 되었다면 하다면 하는데 하는데 하는데 아름이 되었다면 하다 하는데
4.10	Biasing the PMOS Field-Effect Transistor 188				tor 245
				5.8.1	Junction Breakdown Voltages 246
4.11	The Junction Field-Effect Transistor (JFET) 190			5.8.2	Minority-Carrier Transport in the Base Region 246
	4.11.1	The JFET with Bias Applied 191		5.8.3	Base Transit Time 247
	4.11.1	JFET Channel with Drain-Source		5.8.4	Diffusion Capacitance 249
	4.11.2	Bias 191		5.8.5	Frequency Dependence of the
	4.11.3	n-Channel JFET i-v		5.6.5	Common-Emitter Current
	4.11.3	Characteristics 193			Gain 250
	4.11.4	The p-Channel JFET 195		5.8.6	The Early Effect and Early
	4.11.5	Circuit Symbols and JFET Model		5.0.0	Voltage 250
	4.11.5	Summary 195		5.8.7	Modeling the Early Effect 251
	4.11.6	JFET Capacitances 196		5.8.8	Origin of the Early Effect 251
4.12		odeling in SPICE 197	5.9		onductance 252
4.13		g the JFET and Depletion-Mode	5.10		Technology and SPICE Model 253
4.13	MOSFE		3.10	5.10.1	Qualitative Description 253
		ary 200		5.10.1	SPICE Model Equations 254
				5.10.2	High-Performance Bipolar
	Key Terms 202 References 203			3.10.3	Transistors 255
	Problems 204		5.11	Practic	al Bias Circuits for the BJT 256
	Troble	m3 204	0.11		Four-Resistor Bias Network 258
CHAR	TEDE			5.11.2	Design Objectives for the
CHAPTER 5				0.11.2	Four-Resistor Bias Network 260
BIPOLAR JUNCTION TRANSISTORS 217			5.11.3	Iterative Analysis of the	
5.1	Physic	al Structure of the Bipolar		0.11.0	Four-Resistor Bias Circuit 266
5.1	Transistor 218		5.12	Tolerar	nces in Bias Circuits 266
5.2	The Transport Model for the <i>npn</i>		0.12	5.12.1	Worst-Case Analysis 267
5.2	Transistor 219			5.12.2	Monte Carlo Analysis 269
	5.2.1 Forward Characteristics 220				ary 272
	5.2.2 Reverse Characteristics 222				rms 274
	5.2.2 Reverse Characteristics 222 5.2.3 The Complete Transport Model				nces 274
	0.2.0	Equations for Arbitrary Bias			ms 275
		Conditions 223			

PAF	RTTW	0		6.11.1	Canacitanese in Lasia Cias II. san
DIGITAL ELECTRONICS 285				6.11.2	Capacitances in Logic Circuits 337 Dynamic Response of the NMOS Inverter with a Resistive Load 338
CHAPTER 6				6.11.3	Pseudo NMOS Inverter 343
INTRODUCTION TO DIGITAL ELECTRONICS 287				6.11.4	A Final Comparison of NMOS Inverter Delays 344
6.1	Ideal I	Logic Gates 289		6.11.5	Scaling Based Upon Reference
6.2	Logic Level Definitions and Noise				Circuit Simulation 346
	Margins 289			6.11.6	Ring Oscillator Measurement of
	6.2.1	Logic Voltage Levels 291			Intrinsic Gate Delay 346
	6.2.2 Noise Margins 291			6.11.7	Unloaded Inverter Delay 347
	6.2.3	Logic Gate Design Goals 292	6.12		Logic 349
6.3	Dynamic Response of Logic Gates 293				PMOS Inverters 349
	6.3.1 Rise Time and Fall Time 2936.3.2 Propagation Delay 294			6.12.2	NOR and NAND Gates 352
					ary 352
	6.3.3	Power-Delay Product 294			rms 354
6.4	Review	v of Boolean Algebra 295			nces 355
6.5	NMOS	Logic Design 297			nal Reading 355
	6.5.1 NMOS Inverter with Resistive Load 298			Probler	ms 355
	6.5.2	Design of the W/L Ratio of M_S 299	CHAF	TER 7	
	6.5.3 Load Resistor Design 300		COM	PLEMEN	NTARY MOS (CMOS) LOGIC
	6.5.4	Load-Line Visualization 300	DESI	GN 367	(6,1103) 20016
	6.5.5	On-Resistance of the Switching			
		Device 302	7.1	CMOSI	nverter Technology 368
	6.5.6	Noise Margin Analysis 303		7.1.1	CMOS Inverter Layout 370
	6.5.7	Calculation of V_{IL} and V_{OH} 303	7.2	Static C	haracteristics of the CMOS
	6.5.8	Calculation of V_{IH} and V_{OI} 304		Inverter	370
	6.5.9	Load Resistor Problems 305		7.2.1	CMOS Voltage Transfer
6.6	Transistor Alternatives to the Load				Characteristics 371
	Resisto			7.2.2	Noise Margins for the CMOS
	6.6.1	The NMOS Saturated Load			Inverter 373
		Inverter 307	7.3	Dynami	c Behavior of the CMOS Inverter 375
	6.6.2	NMOS Inverter with a Linear Load		7.3.1	Propagation Delay Estimate 375
		Device 315		7.3.2	Rise and Fall Times 377
	6.6.3	NMOS Inverter with a		7.3.3	Performance Scaling 377
		Depletion-Mode Load 316		7.3.4	Delay of Cascaded Inverters 379
	6.6.4	Static Design of the Pseudo NMOS Inverter 319	7.4	Power Dissipation and Power Delay Produ in CMOS 380	
6.7	NMOS	Inverter Summary and		7.4.1	Static Power Dissipation 380
	Comparison 323			7.4.2	Dynamic Power Dissipation 381
6.8	NMOS NAND and NOR Gates 324			7.4.3	
	6.8.1	NOR Gates 325	7.5	CMOS N	IOR and NAND Gates 384
	6.8.2	NAND Gates 326		7.5.1	CMOS NOR Gate 384
	6.8.3	NOR and NAND Gate Layouts in		7.5.2	CMOS NAND Gates 387
		NMOS Depletion-Mode	7.6 7.7	Design	of Complex Gates in CMOS 388
		Technology 327			m Size Gate Design and
6.9	Complex NMOS Logic Design 328				ance 393
6.10	Power Dissipation 333			Dynamic	Domino CMOS Logic 395
	6.10.1	Static Power Dissipation 333	7.9		Buffers 397
	6.10.2	Dynamic Power Dissipation 334		7.9.1	Cascade Buffer Delay Model 397
	6.10.3	Power Scaling in MOS Logic		7.9.2	Optimum Number of Stages 398
		Gates 335	7.10		OS Transmission Gate 400
6.11	Dynami	ic Behavior of MOS Logic Gates, 337	7.11	CMOS La	atchup 401

xi

	Summary 404 Key Terms 405 References 406 Problems 406			9.1.2	Current Switch Analysis for
					$V_I > V_{\text{REF}}$ 463
				9.1.3	Current Switch Analysis for
					$V_I < V_{REF}$ 464
			9.2	The Em	itter-Coupled Logic (ECL) Gate 464
CHAPTER 8				9.2.1	ECL Gate with $v_I = V_H$ 465
MOS	MEMO	RY AND STORAGE CIRCUITS 416		9.2.2	ECL Gate with $v_I = V_L$ 466
11103	MEMORI AND STORAGE CIRCUITS 410			9.2.3	Input Current of the ECL Gate 466
8.1	Random Access Memory 417			9.2.4	ECL Summary 466
	8.1.1	Random Access Memory (RAM)	9.3	Noise N	Margin Analysis for the ECL Gate 467
		Architecture 417		9.3.1	V_{IL} , V_{OH} , V_{IH} , and V_{OL} 467
	8.1.2 A 256-Mb Memory Chip 418			9.3.2	Noise Margins 468
8.2	Static Memory Cells 419		9.4	Current	Source Implementation 469
	8.2.1	Memory Cell Isolation and	9.5	The ECI	L OR-NOR Gate 471
		Access—The 6-T Cell 422	9.6	The Em	itter Follower 473
	8.2.2	The Read Operation 422		9.6.1	Emitter Follower with a Load
	8.2.3	Writing Data into the 6-T Cell 426			Resistor 474
8.3	Dynam	ic Memory Cells 428	9.7	"Emitte	er Dotting" or "Wired-OR" Logic 476
	8.3.1 The One-Transistor Cell 430			9.7.1	Parallel Connection of
	8.3.2	Data Storage in the 1-T Cell 430			Emitter-Follower Outputs 477
	8.3.3	Reading Data from the 1-T Cell 431		9.7.2	The Wired-OR Logic Function 477
	8.3.4	The Four-Transistor Cell 433	9.8	ECL Por	wer-Delay Characteristics 477
8.4	Sense	Amplifiers 434		9.8.1	Power Dissipation 477
	8.4.1	A Sense Amplifier for the 6-T		9.8.2	Gate Delay 479
		Cell 434		9.8.3	Power-Delay Product 480
	8.4.2	A Sense Amplifier for the 1-T	9.9	Current	Mode Logic 481
		Cell 436		9.9.1	CML Logic Gates 481
	8.4.3	The Boosted Wordline Circuit 438		9.9.2	CML Logic Levels 482
	8.4.4	Clocked CMOS Sense		9.9.3	V _{EE} Supply Voltage 482
	Amplifiers 438			9.9.4	Higher-Level CML 483
8.5	Address Decoders 440			9.9.5	CML Power Reduction 484
	8.5.1	NOR Decoder 440		9.9.6	NMOS CML 485
	8.5.2	NAND Decoder 440	9.10	The Sat	turating Bipolar Inverter 487
	8.5.3	Decoders in Domino CMOS		9.10.1	Static Inverter Characteristics 488
		Logic 443		9.10.2	Saturation Voltage of the Bipolar
	8.5.4	Pass-Transistor Column			Transistor 488
		Decoder 443		9.10.3	Load-Line Visualization 491
8.6		Only Memory (ROM) 444		9.10.4	Switching Characteristics of the
8.7	Flip-Flops 447				Saturated BJT 491
	8.7.1	RS Flip-Flop 449	9.11		sistor-Transistor Logic (TTL)
	8.7.2	The D-Latch Using Transmission			rpe 494
		Gates 450		9.11.1	TTL Inverter for $v_I = V_L$ 494
	8.7.3	A Master-Slave D Flip-Flop 450		9.11.2	TTL Inverter for $v_I = V_H$ 495
	Summary 451			9.11.3	Power in the Prototype TTL
	Key Terms 452				Gate 496
	References 452			9.11.4	V_{IH} , V_{IL} , and Noise Margins for the
	Problems 453				TTL Prototype 496
				9.11.5	Prototype Inverter Summary 498
CHAP	TER 9			9.11.6	Fanout Limitations of the TTL
BIPO	AR LO	GIC CIRCUITS 460		T I 0	Prototype 498
			9.12		andard 7400 Series TTL Inverter 500
9.1	9.1 The Current Switch (Emitter-Coupled			9.12.1	Analysis for $v_I = V_L$ 500

9.12.2

Analysis for $v_I = V_H$ 501

Mathematical Model for Static Behavior of the Current Switch 462

Pair) 461 9.1.1