Prestopnik

Laboratory Manual for

ELECTRONICS

Concepts and Applications for Digital Design

Laboratory Manual for

DIGITAL ELECTRONICS

Concepts and Applications for Digital Design

Richard Prestopnik

Saunde College Hubits kind a division of Holt, Rinehart & Winston, Inc.



Saunders College Publishing

Philadelphia Fort Worth Chicago San Francisco Toronto Montreal London Sydney Tokyo

Copyright ©1990 by Saunders College Publishing, a division of Holt, Rinehart and Winston.

All rights reserved. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording or any information storage and retrieval system, without permission in writing from the publisher.

Requests for permission to make copies of any part of the work should be mailed to: Permissions, Holt, Rinehart and Winston, Inc., Orlando, Florida 32887.

Printed in the United States of America.

Prestopnik: Lab Manual for DIGITAL ELECTRONICS: CONCEPTS AND APPLICATIONS FOR DIGITAL DESIGN

ISBN # 0-03-026758-7

012 018 987654321

Dedicated with love to my children Nathan, Emily, and Adam.

PREFACE

This Digital Electronics laboratory manual has been produced to enable the student to experience the hands-on creative design aspects of the digital electronics field. By transforming the theoretical concepts studied in the classroom into functioning digital circuits, students are able to reinforce ideas and develop the creative design flair necessary for successful engineering.

This lab manual is coordinated to follow the progression of subject matter covered in Digital Electronics: Concepts and Applications for Digital Design. Forty three lab experiments plus several project experiments carry the student from the fundamental ideas of digital logic to more advanced and interesting design work. While the number of labs may seem to exceed that which can be utilized in a typical digital course sequence, the organization is deliberate. Since no two classes of students are ever the same and since no two semesters ever follow exactly the same teaching pattern, a few all encompassing lab experiments would be restrictive for the instructor. Rather, the labs in this manual are simply experiments on important digital subjects that instructors can organize in any way to meet the objectives of their course and the needs of their students. For example, it is quite likely that experiments 1, 2, and 3 (AND, OR, INVERT) could all be accomplished in the same lab session. If for some reason all this material is inappropriate at the time, the instructor has the flexibility to use only what is needed.

A major objective of this manual is to provide labs to enhance the design abilities of students. For this reason, many experiments call upon students to create an appropriate circuit for the engineering problem described in the experiment. This sharply contrasts with a cookbook approach where circuits are given and merely assembled. Some may argue that the majority of lab time should be spent by students testing circuits. I counter with the argument that students who can design a digital circuit and then build it will have no

problem testing nor understanding the circuit or the design concepts. Naturally, the students' laboratory experience is enhanced when guided by the instructor. The insightful instructor will verify periodically that students are on track in their design efforts throughout the lab session.

It is suggested that most of the experiments be carried out using TTL or LSTTL parts due to the ruggedness and inexpensive nature of these devices. However, it is certainly possible to build the circuits using CMOS or ECL logic if desired. Although TTL is suggested for circuit construction you will not find experiment after experiment simply testing every TTL part on the market. Rather, TTL - and simple TTL for that matter - is utilized only as the technology base for designing the circuits in this manual. Using the same philosophy as in the accompanying textbook, logic fundaments - not TTL fundamentals - are stressed. For example, rather than force fit a predesigned TTL counter into a design application, it is far more benefical for students to know and understand how to design a specific counter to fit the specific application. The reasoning is simple. Today's students will not necessarily be using TTL or other current logic families when they become tomorrow's designers. They are more likely to encounter advanced logic technologies that require them to know how to design rather than know how to look up a TTL part in a data book.

All of the experiments detailed in the manual can be assembled and tested on the digital trainers commonly available to the educational market. In fact this is an assumption upon which each experiment is based. Occassionally, an additional logic indicator or switch may be required. Indicators can be easily fashioned with an LED and a current limiting resistor or simply by using an oscilloscope, meter, or logic probe to show an output level. DIP switches and pull-up resistors easily provide additional inputs. When necessary these additional devices are shown in the experiment affected. With the exception of the projects, which may necessitate additional resources, all labs can be accomplished with a minimum amount of expense.

How The Labs Are Organized: Each lab consists of a statement of purpose to set an objective for the student. Following this is a parts list stating the components required for the experiment. As mentioned, the availability of a logic trainer is assumed.

Several key facts are then listed to focus the students' attention on critical information required for successful completion of the experiment. Then a number of process steps take the students through the entire experiment. Space is supplied for the recording of data and for answers to related questions. Since the pages of this manual can be removed, students will have all the necessary information required for lab reports with the exception of an analytical treatise of the lab theory.

Suggested Lab Groupings: Since it may be possible to run several experiments in a single lab session (subject to time and student ability) the following is a suggested list of experiments which could be used in a typical two to three hour lab session. These labs are not dependent on each other, freeing the instructor to choose any pattern of experimentation desired. But, this listing is typical for a digital course.

Labs 1, 2, and 3; Labs 4, 5, and 6; Labs 7 and 8; Labs 9 and 10; Labs 11, 12, and 13; Lab 14 may be used with 9 and 10; Labs 15 and 16; Labs 17 and 18; Labs 19 and 20; Lab 21; Lab 22; Lab 23; Labs 24, 25, and 26; Labs 27, 28 and 29; Lab 30; Lab 31; Lab 32 and 33; Lab 34; Labs 35 and 36; Labs 37 and 38; Lab 39; Lab 40 and 41; Lab 42; Lab 43.

The projects are run separately. Suggested lengths: Lab 44 - one week; Lab 45 - two weeks; Lab 46 - three weeks.

Acknowledgements

I am indebted to many people and organizations for their contributions to the creation of this laboratory manual. I am pleased to thank Texas Instruments, Inc. and Intel, Inc. for the use of their integrated circuit data sheets found in the appendix.

The following reviewers made useful suggestions that have enhanced the value of this lab manual. I thank these gentlemen for their time and effort:

Andrew Fioretti, Suburban Technical College George Mason, Indiana Vocational Technical College, South Bend Gerald Schickman, Miami Dade Community College, North Steve Yelton, Cincinnati Technical College

I sincerely appreciate the work and dedication shown by the Saunders College Publishing staff including Barbara Gingery, Electronics Technology Editor and Laura Shur, Editorial Assistant.

It seems appropriate to mention in this lab manual the work, creativity, and friendship shown over the years by Walter (Jake) Theurer. As the Electrical Technology laboratory technician at Fulton-Montgomery Community College, Jake's innovations, enthusiam, and limitless energy have been a wonderful asset to the college and my teaching. I am fortunate to have his assistance in the lab.

Finally and most importantly, my love and thanks go to my wife, Jan, and our children Nathan, Emily, and Adam. I am especially grateful for their understanding, love, and support.

Richard J. Prestopnik September 1989

DIGITAL ELECTRONICS: CONCEPTS AND APPLICATIONS FOR DIGITAL DESIGN LABORATORY MANUAL

Laboratory Experiments

```
Laboratory Experiment 1 - The AND Function 1
Laboratory Experiment 2 - The OR Function 3
Laboratory Experiment 3 - The Inverter 5
Laboratory Experiment 4 - The NAND Function 7
Laboratory Experiment 5 - The NOR Function 9
Laboratory Experiment 6 - The Exclusive-OR/NOR Function 11
Laboratory Experiment 7 - Magnitude Comparator 13
Laboratory Experiment 8 - Truth Tables and Troubleshooting 16
Laboratory Experiment 9 - Boolean Theorems 19
Laboratory Experiment 10 - DeMorganizing Circuits 21
Laboratory Experiment 11 - Sum of Products Design 23
Laboratory Experiment 12 - Product of Sums Design 25
Laboratory Experiment 13 - Complement Method Design 27
Laboratory Experiment 14 - Karnaugh Mapping 29
Laboratory Experiment 15 - The Half and Full Adders 31
Laboratory Experiment 16 - The Ripple Carry Adder 33
Laboratory Experiment 17 - Two's Complement Subtractor 35
Laboratory Experiment 18 - Arithmetic Logic Unit (ALU) 38
Laboratory Experiment 19 - Binary to Gray Conversion 40
Laboratory Experiment 20 - Designing Decoders 42
Laboratory Experiment 21 - Switch Encoder 45
Laboratory Experiment 22 - Multiplexers and Demultiplexers 48
Laboratory Experiment 23 - Parity Checking 51
Laboratory Experiment 24 - The Set-Reset Latch 53
Laboratory Experiment 25 - Gated Latches 55
Laboratory Experiment 26 - The D Flip-Flop 57
Laboratory Experiment 27 - The J-K Flip-Flop 60
Laboratory Experiment 28 - Eliminating a Clocking Hazard 62
Laboratory Experiment 29 - The One-Shot 64
Laboratory Experiment 30 - Asynchronous Counter Design 66
Laboratory Experiment 31 - Truncated Asynchronous Counting 71
Laboratory Experiment 32 - Synchronous Counter Design 73
Laboratory Experiment 33 - UP/DOWN Synchronous Counter Design 75
Laboratory Experiment 34 - Truncated Synchronous Counter Design 77
Laboratory Experiment 35 - Shift Registers 80
Laboratory Experiment 36 - Tri-State Bus 83
```

Laboratory Experiment 37 - Using Static RAM 85

```
Laboratory Experiment 38 - Increasing Memory Word Size 88
```

Laboratory Experiment 39 - Using Programmable Logic 90

Laboratory Experiment 40 - Line Drivers and Receivers 92

Laboratory Experiment 41 - Using Solid State Relays 96

Laboratory Experiment 42 - Digital to Analog Conversion 98

Laboratory Experiment 43 - Analog to Digital Conversion 101

Laboratory Projects

Laboratory Experiment 44 - PAL Design Project 103

Laboratory Experiment 45 - The Seat Belt Project 104

Laboratory Experiment 46 - The Memory Interface Project 106

Appendix A

Troubleshooting Guidelines A1

Appendix B

2114 Data Sheet - 1K x 4 Static Ram B1

7400 Data Sheet - 2-input NAND B5

7402 Data Sheet - 2-input NOR B6

7404 Data Sheet - Inverter B7

7408 Data Sheet - 2-input AND B8

7410 Data Sheet - 3-input NAND B9

7411 Data Sheet - 3-input AND B10

7420 Data Sheet - 4-input NAND B11

7421 Data Sheet - 4-input AND B12

7427 Data Sheet - 3-input NOR B13

7430 Data Sheet - 8-input NAND B14

7432 Data Sheet - 2-input OR B15

7442 Data Sheet - BCD-to-Decimal Decoder B16

7447 Data Sheet - BCD-to-7 Segment Decoder/Driver B18

7474 Data Sheet - D Flip-flop B22

7476 Data Sheet - J-K Flip-flop B23

7483 Data Sheet - 4-bit Adder B24

7486 Data Sheet - 2-input Exclusive OR B26

7490 Data Sheet - Decade Counter B27

7494 Data Sheet - 4-bit Shift Register B29

7495 Data Sheet - 4-bit Parallel-Access Shift Register B31

74121 Data Sheet - One-shot B33

74125 Data Sheet - 3-state Bus Buffer B36

74244 Data Sheet - Octal Buffer with 3-state Output B37

LABORATORY EXPERIMENT 1 — THE AND FUNCTION

PURPOSE To investigate the logical operation of the AND function including basic gate operation, enable and disable capability, and waveform analysis.


III PARTS LIST: 7408 AND gate, Oscilloscope, Clock Generator.

KEY FACTS: 1) The AND gate output is high when all inputs are high; otherwise the output is low. 2) A circuit is enabled when a controlling input allows another input to change the circuit output level. When the output level is prevented from changing, then the circuit is disabled.

PROCESS: 1) Test a 7408 AND gate for all possible input combinations using switches for inputs and a LED for the output. Use the data sheets in the appendix of this manual for the pin connections or use your own data manual. Enter the output values corresponding to each input combination in the data section. Draw the circuit below:

A B	Y	Which input combination is the unique input combination?
0 1		Why is this significant?
1 1		Why are the non-unique input combinations useful as well?

2) Assign pin numbers to each AND gate input and output in the following circuit:



1

input combinations. Record your data below. ABCDIY What function have you created? _____ What can you conclude about the AND function from this circuit? Identify the unique input combination. _____ 3) Using a single 2-input AND gate, connect one input to a switch and the other to a clock generator (1 kHz). Monitor on a dual channel oscilloscope the clock input waveform and the AND gate output signal (Y). Record the scope patterns when the switch is high and again when the switch is low. Determine when the gate is enabled and disabled. Record your waveforms below. _____ input Switch=0 ------ output (Y) _____ input Switch=1 ----- output (Y)

Build the circuit and test the circuit's response to all possible

LABORATORY EXPERIMENT 2 — THE OR FUNCTION

PURPOSE To investigate the logical operation of the OR function including basic gate operation, enable and disable capability, and waveform analysis.


III PARTS LIST: 7432 OR gate, Clock Generator, Oscilloscope.

KEY FACTS: 1) The OR gate output is high when any input is high; the output is low only when all inputs are low. 2) A circuit is enabled when a controlling input allows another input to change the circuit output level. When the output level is prevented from changing, then the circuit is disabled.

PROCESS: 1) Test an OR gate for all possible input combinations using switches for inputs and a LED for the output. Use the data sheets in the appendix of this manual for the pin connections of use your own data manual. Enter the output values corresponding to each input combination on the truth table shown. Draw the circuit as well.

A B Y 0 0	Which input combination is the unique input combination?
0 1	Why is this significant?
1 0	Why are the non-unique input combinations useful as well?

 Assign pin numbers to each OR gate input and output in the following circuit:



		and test the circuit's response t ons. Record your data below.	to all possible	
ABC	DIY	What function have you create	ed?	
		What can you conclude about from this circuit?		
		Identify the unique input com	bination	
switch a	nd the of	2-input OR gate, connect one in ther to a clock generator (1 kHz scilloscope the clock input wave). Monitor on	
OR gate	output si	gnål (Y). Record the scope patte	erns when the	
	_	d when the switch is low. Deter ed and disabled.	mme when	
			input	Switch=0
_			— output (Y)	
_			— input	
			— output (Y)	Switch=
			output (1)	

LABORATORY EXPERIMENT 3 -

THE INVERTER

PURPOSE: To verify the complementing property of the inverter and to determine the delay time imparted to a digital signal by a logic gate.


III PARTS LIST: 7404 Inverter, Clock Generator, Oscilloscope.

KEY FACTS: 1) Inverters complement digital signals so that a high input appears as a low output and vise-versa. 2) Propagation delay time is the delay in the change of an output signal as compared to the input signal initiating the change in output.


PROCESS: 1) Test the basic operation of an inverter gate by connecting the input to a switch and the output to a light. Note the output response when the input is both high and low.

input	output
0	
1	

2) Replace the switch input with an 1kHz square wave clock signal. Monitor on the oscilloscope both input and output. Record the waveforms in the data section. If possible, vary the duty cycle of the input waveform. Does inversion still take place?



3) Cascade five inverter gates together as shown:



output

Connect the input to a switch and test each gate output with a logic probe or test LED for a low and high input levels. Repeat the process using the oscilloscope and a l kHz input square wave signal.

input = low	input = high
output at:	output at:
1st inverter=	1st inverter=
2nd inverter=	2nd inverter=
3rd inverter=	3rd inverter=
4th inverter=	4th inverter=
5th inverter=	5th inverter=

How does the 1 kHz input waveform confirm the readings above?

4) Increase the input frequency to 1 MHz. Compare on the oscilloscope the positive edge of the input signal to the negative edge of the last inverter's output signal. Measure the time difference between the two. Divide this number by five to approximate the delay of one inverter stage. Does this calculation match the data book specification for the inverter's propagation delay?

Delay time from the positive edge of the input signal to the negative edge of the last inverter's output signal =

input | last inverter's output

LABORATORY EXPERIMENT 4 — THE NAND FUNCTION

PURPOSE To investigate the logical operation of the NAND function including basic gate operation, enable and disable capability, and waveform analysis.


III PARTS LIST: 7400 NAND gate, Clock Generator, Oscilloscope.

KEY FACTS: 1) The NAND gate output is low when all inputs are high; otherwise the output is high. 2) A circuit is enabled when a controlling input allows another input to change the circuit output level. When the output level is prevented from changing, then the circuit is disabled.

PROCESS: 1) Test a NAND gate for all possible input combinations using switches for inputs and a light for the output. Use the data sheets in the appendix of this manual for the pin connections or use your own data manual. Enter the output values corresponding to each input combination below.

A B Y O O	Which input combination is the unique input combination?
0 1 1 0 1 1	Why is this significant?Why are the non-unique input combinations
	useful as well?

2) Assign pin numbers to each NAND gate input and output in the following circuit:



Build the circuit and test its response to all possible input combinations. Record your data on the following page. Does this configuration create a larger NAND function? Write the logic equation for Y.