




IEE Circuits, Devices and Systems Series 16



# Wireless Communication Circuits and Systems

Edited by Yichuang Sun

TN92  
W798.2

# Wireless communication circuits and systems

Edited by  
Yichuang Sun

The Institution of Electrical Engineers

Published by: The Institution of Electrical Engineers, London,  
United Kingdom

© 2004: The Institution of Electrical Engineers

This publication is copyright under the Berne Convention and the Universal Copyright Convention. All rights reserved. Apart from any fair dealing for the purposes of research or private study, or criticism or review, as permitted under the Copyright, Designs and Patents Act, 1988, this publication may be reproduced, stored or transmitted, in any forms or by any means, only with the prior permission in writing of the publishers, or in the case of reprographic reproduction in accordance with the terms of licences issued by the Copyright Licensing Agency. Inquiries concerning reproduction outside those terms should be sent to the publishers at the undermentioned address:

The Institution of Electrical Engineers,  
Michael Faraday House,  
Six Hills Way, Stevenage,  
Herts., SG1 2AY, United Kingdom

[www.iee.org](http://www.iee.org)

While the authors and the publishers believe that the information and guidance given in this work are correct, all parties must rely upon their own skill and judgment when making use of them. Neither the authors nor the publishers assume any liability to anyone for any loss or damage caused by any error or omission in the work, whether such error or omission is the result of negligence or any other cause. Any and all such liability is disclaimed.

The moral right of the authors to be identified as authors of this work have been asserted by them in accordance with the Copyright, Designs and Patents Act 1988.

### **British Library Cataloguing in Publication Data**

Wireless communication circuits and systems. – (IEE circuits,  
devices and systems series ; 16)

1. Wireless communication systems 2. Electronic circuits

I. Sun, Yichuang II. Institution of Electrical Engineers  
621 .3'82

**ISBN 0 85296 443 9**

Typeset in India by Newgen Imaging Systems, Chennai  
Printed in the UK by MPG Books Limited, Bodmin, Cornwall

**IEE CIRCUITS, DEVICES AND SYSTEMS SERIES 16**

Series Editors: Dr R. Soin

Dr D. Haigh

Dr J. Wood

Professor Y. Sun


# Wireless communication circuits and systems



E200400157

## Other volumes in the Circuits, Devices and Systems series:

- Volume 1 **GaAs technology and its impact on circuits and systems** D. G. Haigh and J. Everard (Editors)
- Volume 2 **Analogue IC design: the current-mode approach** C. Toumazou, F. J. Lidgey and D. G. Haigh (Editors)
- Volume 3 **Analogue-digital ASICs** R. S. Soin, F. Maloberti and J. Franca (Editors)
- Volume 4 **Algorithmic and knowledge-based CAD for VLSI** G. E. Taylor and G. Russell (Editors)
- Volume 5 **Switched-currents: an analogue technique for digital technology** C. Toumazou, J. B. Hughes and N. C. Battersby (Editors)
- Volume 6 **High frequency circuits** F. Nibier and co-authors
- Volume 7 **MMIC design** I. D. Robertson (Editor)
- Volume 8 **Low-power HF microelectronics** G. A. S. Machado (Editor)
- Volume 9 **VLSI testing: digital and mixed analogue/digital techniques** S. L. Hurst
- Volume 10 **Distributed feedback semiconductor lasers** J. Carroll, J. Whiteaway and R. Plumb
- Volume 11 **Selected topics in advanced solid state and fibre optic sensors** S. M. Vaezi-Nejad (Editor)
- Volume 12 **Strained silicon heterostructures: materials and devices** C. K. Maiti, N. B. Chakrabarti and S. K. Ray (Editors)
- Volume 13 **RFIC and MMIC design and technology** I. D. Robertson and S. Lucyszyn (Editors)
- Volume 14 **Design of high frequency integrated analogue filters** Y. Sun (Editor)



*To Xiaohui, Bo and Lucy*

---

## Contributors

---

**David J. Allstot**

Department of Electrical Engineering  
University of Washington  
Seattle, WA 98195-2500  
USA

**Kiyong Choi**

Department of Electrical Engineering  
University of Washington  
Seattle, WA 98195-2500  
USA

**Mourad N. El-Gamal**

Department of Electrical and Computer Engineering  
McGill University  
3480 University Street  
Montreal, P.Q. H3A 2A7  
Canada

**Mohamed M. Hafeed**

DFT MicroSystems, Inc.  
460 St. Catherine Street West, Suite 312  
Montreal, Quebec H3B 1A7  
Canada

**Mona M. Hella**

RF Micro Devices  
296 Concord Road  
Billerica, MA 01821  
USA

**John Hughes**

Philips Research Laboratories  
Cross Oak Lane  
Redhill  
Surrey RH1 5HA  
United Kingdom

**Mohammed Ismail**

Department of Electrical Engineering  
The Ohio State University  
Columbus, OH 43210  
USA

**Rushikesh Lala**

Department of Electronic, Communication and Electrical Engineering  
University of Hertfordshire  
Hatfield  
Herts AL10 9AB  
United Kingdom

**Brian J. Minnis**

Philips Research Laboratories  
Cross Oak Lane  
Redhill  
Surrey RH1 5HA  
United Kingdom

**Paul A. Moore**

Philips Research Laboratories  
Cross Oak Lane  
Redhill  
Surrey RH1 5HA  
United Kingdom

**James Moritz**

Department of Electronic, Communication and Electrical Engineering  
University of Hertfordshire  
Hatfield  
Herts AL10 9AB  
United Kingdom



**Yichuang Sun**

Department of Electronic, Communication and Electrical Engineering  
University of Hertfordshire  
Hatfield  
Herts AL10 9AB  
United Kingdom

**Tommy K. Tsang**

Department of Electrical and Computer Engineering  
McGill University  
3480 University Street  
Montreal, P.Q. H3A 2A7  
Canada

**Apisak Worapishet**

Mahanakorn Microelectronics Research Centre (MMRC)  
Mahanakorn University of Technology  
S1/1 Cheumsampan Road  
Bangkok 10530  
Thailand

**Seoung-Jae Yoo**

Department of Electrical Engineering  
The Ohio State University  
Columbus, OH 43210  
USA

**Md. Iqbal Younus**

Department of Electrical Engineering  
The Ohio State University  
Columbus, OH 43210  
USA

**Jinho Park**

Department of Electrical Engineering  
University of Washington  
Seattle, WA 98195-2500  
USA

**Arun Ravindran**

Department of Electrical Engineering  
The Ohio State University  
Columbus, OH 43210  
USA

**Gordon W. Roberts**

Department of Electrical and Computer Engineering  
McGill University  
3480 University Street  
Montreal, P.Q. H3A 2A7  
Canada

**Anup Savla**

Department of Electrical Engineering  
The Ohio State University  
Columbus, OH 43210  
USA

**Rungsimant Sitdhikorn**

Department of Electronic Engineering  
Mahanakorn University of Technology  
Bangkok 10530  
Thailand

**Adrian Spencer**

Philips Research Laboratories  
Cross Oak Lane  
Redhill  
Surrey RH1 5HA  
United Kingdom

---

## Preface

---

This book is concerned with integrated circuits and systems for wireless and mobile communications. Circuit techniques and implementation of reconfigurable low-voltage and low-power single-chip CMOS transceivers for multiband and multi-mode universal wireless communications are the focus of the book. Applications encompass both long-range mobile cellular communications (GSM and UMTS) and short-range wireless LANs (IEEE802.11 and Bluetooth). Recent advances in research into transceiver architecture, RF frontend, analogue baseband, RF CAD and automatic testing are reported. The book, containing ten chapters, covers topics including receiver architectures, reconfigurable and programmable analogue baseband arrays, design and on-chip tuning of active IC filters including polyphase filters, receiver front-end modules (LNA, VCO, mixer) and chips, transmit power amplifiers, parasitic-aware RF design and optimisation, and on-chip testing of communication ICs. The book can be used as a text or reference book for a broad range of readers from both academia and industry.

I would like to thank Robin Mellors-Bourne, Director of the Publishing Department of the IEE for his support and encouragement. My gratitude also goes to David Haigh of UCL, IEE Circuits, Devices and Systems Series Editor, for his help, in particular with Chapter 1. Assistance from the editorial and production team at IEE is acknowledged. I am very grateful to the authors of the chapters for their great effort and high speed in contributing such high-quality chapters. Their professionalism is greatly appreciated. I should also thank my lovely family, Xiaohui, Bo and Lucy for their understanding and support.

During the preparation of this book, I was also Guest Editor of a special issue on 'RF circuits and systems for wireless communications' for *IEE Proceedings: Circuits, Devices and Systems* (published in December 2002). Some of the book chapter contributors have written papers for that special issue. I am pleased to see that some of the book chapters have benefited from the special issue.

Yichuang Sun

---

# Contents

---

|   |             |
|---|-------------|
| <b>Contributors</b>   | <b>xiii</b> |
| <b>Preface</b>  | <b>xvii</b> |
| <br>  |             |
| <b>1    Wireless communications and transceivers: an overview</b> | <b>1</b>    |
| <i>Yichuang Sun</i>   |             |
| 1.1    Wireless and mobile communications                         | 1           |
| 1.2    Integrated circuit technologies for wireless systems       | 2           |
| 1.3    Transceivers for wireless and mobile communications        | 2           |
| 1.4    Challenging topics in communication circuits and systems   | 3           |
| 1.4.1    Transceiver architecture and system-level design         | 3           |
| 1.4.2    RF, IF and analogue baseband circuits and subsystems     | 4           |
| 1.4.3    Design optimisation and automatic testing techniques     | 6           |
| 1.5    Summary of chapters  | 7           |
| <br>  |             |
| <b>2    Non-complex signal processing in a low-IF receiver</b>    | <b>9</b>    |
| <i>Brian J. Minnis and Paul A. Moore</i>                          |             |
| 2.1    Introduction   | 9           |
| 2.2    Evolution of integrated receiver architectures             | 10          |
| 2.2.1    The conventional superhet architecture                   | 10          |
| 2.2.2    The zero-IF architecture                                 | 11          |
| 2.2.3    Low-IF architecture                                      | 11          |
| 2.3    Digitising a conventional low-IF architecture              | 12          |
| 2.4    Performance requirements                                   | 13          |
| 2.5    Receiver dimensions  | 15          |
| 2.6    The change to non-complex signal processing                | 18          |
| 2.6.1    Polyphase image-rejection filter                         | 21          |
| 2.6.2    Make-complex channel filter                              | 23          |
| 2.6.3 $\Sigma\Delta$ modulator ADC                                | 24          |
| 2.7    System simulations   | 27          |
| 2.8    Incorporation in a dual-mode receiver                      | 30          |

|          |   |           |
|----------|---|-----------|
| 2.9      | Conclusions   | 32        |
| 2.10     | References  | 32        |
| <b>3</b> | <b>A reconfigurable baseband chain for 3G wireless receivers</b>              | <b>35</b> |
|          | <i>Md. Iqbal Younus, Anup Savla, Arun Ravindran and Mohammed Ismail</i>       |           |
| 3.1      | Introduction  | 35        |
| 3.2      | Low-noise fully differential voltage buffer                                   | 35        |
| 3.2.1    | Differential difference amplifier-based fully differential buffer             | 36        |
| 3.2.2    | MOS realisation of a fully differential DDA                                   | 37        |
| 3.2.3    | Wide-range low-noise FDB based on the DDA                                     | 38        |
| 3.2.4    | Highly linear DDA-based filter section  | 40        |
| 3.2.5    | Tuneable filter section   | 42        |
| 3.2.6    | Variable gain amplifier   | 44        |
| 3.3      | Reconfigurable baseband chain for 3G receivers                                | 48        |
| 3.4      | Conclusions   | 51        |
| 3.5      | References  | 52        |
| <b>4</b> | <b>Field-programmable and reconfigurable analogue and mixed-signal arrays</b> | <b>53</b> |
|          | <i>Yichuang Sun and Rushikesh Lala</i>  |           |
| 4.1      | Introduction  | 53        |
| 4.2      | Field-programmable analogue arrays (FPAA)                                     | 54        |
| 4.2.1    | General architecture  | 54        |
| 4.2.2    | Configurable analogue blocks (CABs)   | 56        |
| 4.2.3    | CAD design procedure using FPAA   | 56        |
| 4.2.4    | General design issues for FPAA  | 57        |
| 4.2.5    | Advanced circuit techniques for FPAA  | 58        |
| 4.2.6    | FPAA applications   | 59        |
| 4.3      | Commercial FPAA products  | 60        |
| 4.3.1    | Lattice semiconductor's programmable analogue circuits (ispPAC)               | 60        |
| 4.3.2    | Zetex semiconductor's TRAC (totally reconfigurable analogue circuit)          | 61        |
| 4.3.3    | Anadigm field programmable analogue array (AN10E40)                           | 63        |
| 4.4      | Continuous-time CMOS OTA-C FPAA for high frequencies                          | 64        |
| 4.4.1    | Programmable OTA  | 64        |
| 4.4.2    | Programmable capacitor array  | 65        |
| 4.4.3    | Configurable analogue block using programmable OTAs and capacitors            | 65        |

|          |  |            |
|----------|--|------------|
| 4.4.4    | Fine tuning of parameters  | 67         |
| 4.4.5    | FPAA using CABs and its application in OTA-C filter design                                   | 68         |
| 4.5      | FPMA and SoPC  | 71         |
| 4.5.1    | FPMA   | 71         |
| 4.5.2    | SoC and SoPC   | 72         |
| 4.5.3    | Commercial mixed-signal SoPC: SIDA FIPSO   | 72         |
| 4.6      | Reconfigurable universal transceivers using FPAAs  | 73         |
| 4.6.1    | Universal transceivers for different standards   | 73         |
| 4.6.2    | Reconfigurable transceivers using FPAA   | 73         |
| 4.7      | Conclusions  | 75         |
| 4.8      | References   | 76         |
| <b>5</b> | <b>A low-power, low-voltage Bluetooth channel filter using class AB CMOS transconductors</b> | <b>81</b>  |
|          | <i>John Hughes, Adrian Spencer, Apisak Worapishet and Rungsimant Sitdhikorn</i>              |            |
| 5.1      | Introduction   | 81         |
| 5.2      | Filter synthesis   | 82         |
| 5.2.1    | Complex filters  | 82         |
| 5.2.2    | Bluetooth filter synthesis   | 85         |
| 5.3      | Class AB CMOS transconductor   | 86         |
| 5.3.1    | Cell development   | 86         |
| 5.3.2    | Frequency tuning   | 93         |
| 5.4      | Filter design  | 95         |
| 5.5      | Performance  | 97         |
| 5.6      | Conclusions  | 103        |
| 5.7      | References   | 103        |
| <b>6</b> | <b>Design and automatic tuning of integrated continuous-time filters</b>                     | <b>105</b> |
|          | <i>James Moritz and Yichuang Sun</i>   |            |
| 6.1      | Introduction   | 105        |
| 6.2      | Filters in transceivers and the need for tuning  | 106        |
| 6.2.1    | Filter requirements for wireless transceivers  | 106        |
| 6.2.2    | The need for on-chip tuning  | 108        |
| 6.3      | Filter architectures and design methods  | 109        |
| 6.3.1    | Second-order cascade architecture  | 111        |
| 6.3.2    | Multiple-loop feedback architecture  | 114        |
| 6.3.3    | LC ladder simulation   | 115        |
| 6.3.4    | OTA-C filters  | 118        |
| 6.3.5    | MOSFET-C filters   | 122        |
| 6.3.6    | Active-LC filters  | 126        |
| 6.3.7    | Switched arrays for filter tuning  | 129        |

|          |   |            |
|----------|---|------------|
| 6.4      | On-chip tuning of continuous-time filters                                       | 131        |
| 6.4.1    | Frequency tuning and $Q$ tuning   | 131        |
| 6.4.2    | On-line and off-line tuning   | 134        |
| 6.4.3    | Master-slave tuning   | 135        |
| 6.4.4    | Frequency tuning methods  | 137        |
| 6.4.5    | $Q$ tuning techniques   | 141        |
| 6.4.6    | Tuning of high-order leap-frog filters  | 142        |
| 6.5      | Conclusions   | 145        |
| 6.6      | References  | 147        |
| <b>7</b> | <b>Low-voltage integrated RF CMOS modules and frontend for 5 GHz and beyond</b> | <b>151</b> |
|          | <i>Mourad N. El-Gamal and Tommy K. Tsang</i>                                    |            |
| 7.1      | Introduction  | 151        |
| 7.2      | A versatile low-voltage CMOS LNA topology                                       | 152        |
| 7.2.1    | Single-transistor architecture  | 152        |
| 7.2.2    | Conventional cascode LNA architecture   | 153        |
| 7.2.3    | LC-coupled architecture   | 153        |
| 7.2.4    | Folded cascode architecture   | 154        |
| 7.2.5    | Gain control in the folded cascode structure                                    | 155        |
| 7.2.6    | Frequency control in the folded cascode structure                               | 157        |
| 7.2.7    | Design equations and optimisation   | 157        |
| 7.2.8    | Measurement results – stand-alone LNAs  | 160        |
| 7.3      | A CMOS VCO architecture suitable for sub-1 volt GHz-range applications          | 168        |
| 7.3.1    | The complementary differential LC structure                                     | 170        |
| 7.3.2    | Proposed low-voltage VCO circuit architecture                                   | 172        |
| 7.3.3    | VCO detailed circuitry and design guidelines                                    | 172        |
| 7.3.4    | VCO experimental results  | 174        |
| 7.4      | A very low-voltage (0.8 V) 5 GHz CMOS receiver frontend                         | 179        |
| 7.4.1    | The differential LNA  | 180        |
| 7.4.2    | The mixer   | 181        |
| 7.4.3    | The quadrature voltage-controlled oscillator                                    | 182        |
| 7.4.4    | Measured characteristics of the receiver  | 183        |
| 7.5      | Conclusions   | 186        |
| 7.6      | References  | 187        |
| <b>8</b> | <b>Design of integrated CMOS power amplifiers for wireless transceivers</b>     | <b>191</b> |
|          | <i>Mona M. Hella, Seoung-Jae Yoo and Mohammed Ismail</i>                        |            |
| 8.1      | Introduction  | 191        |
| 8.2      | Power amplifiers (PAs): concepts and challenges                                 | 192        |
| 8.2.1    | Conjugate match and load-line match   | 193        |
| 8.2.2    | Effect of the transistor knee (pinch-off) voltage                               | 194        |

|           |   |            |
|-----------|---|------------|
| 8.2.3     | Classification of power amplifiers  | 195        |
| 8.2.4     | Power amplifier linearisation   | 202        |
| 8.2.5     | Spectral regrowth   | 207        |
| 8.3       | Power amplifier controllability and stability   | 208        |
| 8.3.1     | Power amplifier controllability   | 209        |
| 8.3.2     | Power amplifier stability issues  | 209        |
| 8.4       | Recent progress in RF CMOS PA design  | 210        |
| 8.5       | Conclusions   | 212        |
| 8.6       | References  | 212        |
| <b>9</b>  | <b>Parasitic-aware RF IC design and optimisation</b>  | <b>215</b> |
|           | <i>Kiyong Choi, Jinho Park and David J. Allstot</i>   |            |
| 9.1       | Introduction  | 215        |
| 9.2       | On-chip inductor modelling  | 216        |
| 9.2.1     | Spiral inductors  | 216        |
| 9.2.2     | Bond wire inductor  | 217        |
| 9.3       | Parasitic-aware optimisation  | 220        |
| 9.3.1     | Simulated annealing   | 221        |
| 9.3.2     | Adaptive simulated annealing  | 223        |
| 9.3.3     | Post-PVT variation optimisation   | 229        |
| 9.3.4     | Simulation results  | 229        |
| 9.4       | RF circuit syntheses  | 231        |
| 9.4.1     | Class-E power amplifier   | 232        |
| 9.4.2     | Class-E power amplifier optimisation results  | 234        |
| 9.4.3     | CMOS RF distributed amplifiers  | 237        |
| 9.4.4     | Distributed amplifier optimisation results  | 239        |
| 9.5       | Conclusions   | 239        |
| 9.6       | References  | 242        |
| <b>10</b> | <b>Testing of RF, analogue and mixed-signal circuits for communications: an embedded approach</b> | <b>245</b> |
|           | <i>Mohamed M. Hafeed and Gordon W. Roberts</i>  |            |
| 10.1      | Introduction  | 245        |
| 10.2      | Some analogue performance metrics and test fundamentals   | 246        |
| 10.2.1    | Linearity   | 247        |
| 10.2.2    | Frequency response  | 248        |
| 10.2.3    | Noise   | 249        |
| 10.2.4    | Other performance metrics   | 250        |
| 10.3      | Translating design specifications into production test programmes                                 | 250        |
| 10.4      | The (diminishing) role of test equipment  | 252        |
| 10.4.1    | Generic architecture of automatic test equipment  | 254        |
| 10.4.2    | Signal delivery   | 255        |



|        |  |     |
|--------|--|-----|
| 10.5   | Embedded mixed-signal test cores                             | 255 |
| 10.5.1 | Signal generation (circular memory A)                        | 257 |
| 10.5.2 | Signal digitisation (circular memory B and comparator)       | 259 |
| 10.5.3 | Self-checking  | 261 |
| 10.6   | Circuit considerations and instrument performance evaluation | 262 |
| 10.6.1 | Circuit considerations                                       | 263 |
| 10.6.2 | Experimental evaluation                                      | 265 |
| 10.7   | Measurement types and test examples                          | 269 |
| 10.7.1 | DC curve-tracer  | 269 |
| 10.7.2 | Spectrum analyser  | 269 |
| 10.7.3 | Oscilloscope   | 271 |
| 10.7.4 | Jitter measurement device                                    | 275 |
| 10.8   | Conclusions  | 276 |
| 10.9   | References   | 277 |

|              |            |
|--------------|------------|
| <b>Index</b> | <b>281</b> |
|--------------|------------|