


CIRCUIT DESIGN FOR CMOS VLSI



John P. Uyemura

9360128

CIRCUIT DESIGN
for
CMOS VLSI

by

John P. Uyemura
Georgia Institute of Technology



E9360128



Kluwer Academic Publishers
Boston/Dordrecht/London

Distributors for North America:

Kluwer Academic Publishers
101 Philip Drive
Assinippi Park
Norwell, Massachusetts 02061 USA

Distributors for all other countries:

Kluwer Academic Publishers Group
Distribution Centre
Post Office Box 322
3300 AH Dordrecht, THE NETHERLANDS

Library of Congress Cataloging-in-Publication Data

Uyemura, John P. (John Paul), 1952-

Circuit design for CMOS VLSI / by John P. Uyemura.

p. cm.

Includes index.

ISBN 0-7923-9184-5 (acid free paper)

1. Integrated circuits--Very large scale integration. 2. Metal oxide semiconductors, Complementary. 3. Electronic circuit design.

I. Title.

TK7874.U93 1992

621.39'5--dc20

91-33124

CIP

Copyright © 1992 by Kluwer Academic Publishers

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, mechanical, photo-copying, recording, or otherwise, without the prior written permission of the publisher, Kluwer Academic Publishers, 101 Philip Drive, Assinippi Park, Norwell, Massachusetts 02061.

Printed on acid-free paper.

Printed in the United States of America

CIRCUIT DESIGN FOR CMOS VLSI

Foreword

During the last decade, CMOS has become increasingly attractive as a basic integrated circuit technology due to its low power (at moderate frequencies), good scalability, and rail-to-rail operation. There are now a variety of CMOS circuit styles, some based on static complementary conductance properties, but others borrowing from earlier NMOS techniques and the advantages of using clocking disciplines for precharge-evaluate sequencing. In this comprehensive book, the reader is led systematically through the entire range of CMOS circuit design. Starting with the individual MOSFET, basic circuit building blocks are described, leading to a broad view of both combinatorial and sequential circuits. Once these circuits are considered in the light of CMOS process technologies, important topics in circuit performance are considered, including characteristics of interconnect, gate delay, device sizing, and I/O buffering. Basic circuits are then composed to form macro elements such as multipliers, where the reader acquires a unified view of architectural performance through parallelism, and circuit performance through careful attention to circuit-level and layout design optimization. Topics in analog circuit design reflect the growing tendency for both analog and digital circuit forms to be combined on the same chip, and a careful treatment of BiCMOS forms introduces the reader to the combination of both FET and bipolar technologies on the same chip to provide improved performance.

Both designers new to CMOS as well as those with considerable experience will find a rich selection of topics in this up-to-date book, written in a style that is thoughtful, detailed, and broad from the system perspective. Readers can have confidence that designs based on these well-taught principles will produce circuits of outstanding contemporary performance for increasingly demanding applications.

Jonathan Allen
Consulting Editor

Dedication

This book is dedicated to the ladies in my life:

Melba Valerie Uyemura
(my wife)

Ruby Shizue Uyemura
(my mother)

Valerie Elizabeth Hanako Uyemura
(my daughter)

for their love and encouragment.



植村

Preface

The field of CMOS integrated circuits has reached a level of maturity where it is now a mainstream technology for high-density digital system designs. This book deals with circuit design in an integrated CMOS environment. Emphasis is placed on understanding the operation, performance, and design of basic digital circuits such as logic gates, latches, and adders. The topical outline and the level of presentation has been gauged such that the book should be of use to both students and practicing engineers.

CMOS admits to a wide variety of design variations. While static logic is the most common, powerful dynamic system design styles have been developed and applied to improve performance and packing density. When selecting the material for the book, the topics were examined for unique or interesting circuit/systems techniques, useful application examples, and the occurrence of a particular subject in the open literature. Once the topics were chosen for inclusion in the book, decisions on the length and depth of the presentation had to be made. In general, the discussions center around the basic operational and design concepts, with circuit examples to reinforce the material. References are provided at the end of each chapter if more details are needed.

No specific knowledge of CMOS circuits is assumed; however, some background in electronics and integrated circuit fabrication and layout is required to understand some of the more advanced sections. A general treatment of digital ICs at the level of **Analysis and Design of Digital Integrated Circuits** (Hodges and Jackson, McGraw-Hill) is sufficient. Georgia Tech offers a 2-quarter sequence in digital MOS IC design. The first course uses the textbook **Fundamentals of MOS Digital Integrated Circuits** (Uyemura, Addison-Wesley), and centers around the basics of circuits, devices, and chip design. The second course has evolved to the point where it is exclusively devoted to CMOS using this book and the current literature.

This book attempts to present a field which has evolved from a highly specialized technique to the dominant silicon technology over a span of twenty-plus years. It is difficult to give complete discussions of all of the topics which are covered. Hopefully, the knowledge gained from reading the book will be worth the investment of time. I apologize for all errors and omissions in the writing; even with a CMOS-based microcomputer, these problems seem to persist!

Acknowledgments

I would like to thank the reviewers who spent many hours reading the original manuscript. Professor Charles Zukowski (Columbia University) did a amazingly thorough job analyzing the approach, content, and writing. His detailed analyses was a great help when preparing the final version. Professor M. Annaratone (ETH, Zurich; DEC) deserves a special note of thanks. The original proposal for this project was an updating of his earlier title **Digital CMOS Circuit Design** (Kluwer, 1986). However, as the writing progressed, the book took on distinct characteristics of its own due to the dynamic evolution of the field. In spite of the obvious divergence from the original plan, Professor Annaratone graciously read and provided thoughtful comments on the entire manuscript. Professor Reginald J. Perry (FSU/FAMU) also caught many errors in the original manuscript.

Mr. Carl Harris of Kluwer has constantly given encouragement and support to this project. I have watched Carl take Kluwer from a small start-up operation to one which is a leading publisher in the field of advanced electrical and computer engineering. I congratulate him on his success, and am happy that this book can be added to his growing list of titles.

I would like to thank my wife Melba for her love and support during yet another long writing project. Although lost hours can never be regained, she still remains enthusiastic about my work. My parents, Reverend George and Ruby Uyemura, have always supported me in everything I have ever attempted. On this, the occasion of their 50th wedding anniversary, I again extend my love and thanks. Finally, I would like to thank my little Valerie for her help during the writing. She always keeps me in line by making it clear when it is time to stop work and start playing with her and *Bear*. Watching her grow and learn has taught me what is really important in life.

J. P. Uyemura
Atlanta, GA

Contents

Preface	xvii
1 Introduction to CMOS	1
1.1 Why Study CMOS?	1
1.2 Basic Concepts	5
1.2.1 Switch Logic	6
1.2.2 Logic Transmission	11
1.2.3 Data Storage	13
1.2.4 Dynamic CMOS	14
1.2.5 CMOS System Design	16
1.3 Plan of the Book	17
1.4 References	20
2 MOSFET Characteristics	21
2.1 Threshold Voltage	22
2.1.1 Body-Bias	26
2.2 Current-Voltage Characteristics	28
2.2.1 Square-Law Model	30
2.2.2 Bulk-Charge Model	32
2.3 p-Channel MOSFETs	34
2.4 MOSFET Capacitances	36
2.4.1 MOS-Based Capacitances	36
2.4.2 Depletion Capacitance	38
2.4.3 Channel Capacitances	43
2.4.4 Device Model	43
2.5 Junction Leakage Currents	47
2.6 Parasitic Resistances	49
2.6.1 Drain and Source Resistance	49
2.6.2 Contact Resistance	49

2.7	Non-Rectangular MOSFET Gates	50
2.8	Mobility Variations	51
2.8.1	Velocity-Saturation Effects	53
2.8.2	Gate Voltage Reduction	54
2.9	Subthreshold Current	54
2.10	Temperature Dependence	55
2.11	Scaling Theory	57
2.11.1	Full-Voltage Scaling	58
2.11.2	Constant-Voltage Scaling	60
2.11.3	Second-Order Scaling Effects	61
2.12	Short-Channel Effects	61
2.12.1	Short-Channel Definition	62
2.12.2	Threshold Voltage Reduction	62
2.12.3	Short-Channel MOSFET Model	63
2.13	Narrow-Width Threshold Voltage	65
2.14	Hot Electrons	66
2.15	MOSFET Modelling in SPICE	69
2.15.1	SPICE2 MOSFET Model	69
2.15.2	BSIM	73
2.16	References	76
3	The CMOS Inverter	79
3.1	Circuit Operation	79
3.1.1	DC Inverter Calculations	82
3.1.2	Symmetrical Inverter	88
3.2	Inverter Switching Characteristics	89
3.2.1	Switching Intervals	90
3.3	Output Capacitance	97
3.4	Secondary Parasitic Effects	104
3.4.1	Leakage Currents	104
3.4.2	Parasitic Resistances	105
3.5	Comparison with SPICE	106
3.5.1	Capacitances	106
3.5.2	MOSFET Models	107
3.5.3	Input Waveforms	107
3.6	Inverter Design	107
3.7	The Power-Delay Product	108
3.8	Temperature Dependence	112
3.9	References	113

4	Static Logic Circuits	115
4.1	General Structure	115
4.2	Series-Connected MOSFETs	116
4.2.1	Discharging Through an nMOS Chain	116
4.2.2	Charging Through a pMOS Chain	119
4.2.3	Body-Bias Effects	120
4.3	NAND Gate	122
4.3.1	DC Characteristics	122
4.3.2	Transient Characteristics	125
4.3.3	Design	127
4.3.4	N-Input NAND	128
4.4	NOR Gate	129
4.4.1	DC Characteristics	129
4.4.2	Transient Times	130
4.4.3	Design	133
4.4.4	N-Input NOR	133
4.5	Comparison of NAND and NOR Gates	133
4.6	OR and AND Gates	134
4.7	Combinational Logic	135
4.7.1	Logic Formation	136
4.7.2	Canonical Logic Forms	141
4.7.3	Circuit Design	141
4.8	Exclusive-OR and Equivalence	143
4.9	Structural Variations	148
4.10	Tri-State Output	148
4.11	Pseudo-nMOS/pMOS Logic	150
4.11.1	Pseudo-nMOS	150
4.11.2	Pseudo-pMOS	155
4.12	Flip-Flops	157
4.13	Schmitt Trigger	159
4.14	References	164
5	CMOS Switch Logic	167
5.1	CMOS Transmission Gates	167
5.1.1	nMOS Transmission Properties	169
5.1.2	pMOS Transmission Characteristics	170
5.2	Transmission Gate Model	172
5.2.1	Equivalent Resistance	174
5.2.2	Load Capacitance	177
5.3	Layout Considerations	177
5.4	TG-Based Switch Logic Gates	179

5.4.1	Path Selector	180
5.4.2	OR Gate	180
5.4.3	XOR and Equivalence	181
5.4.4	Adders	182
5.5	Latches and Flip-Flops	184
5.5.1	Basic Latch	184
5.5.2	D Flip-Flop	186
5.5.3	Toggle Flip-Flop	188
5.5.4	JK Flip-Flop	188
5.6	Array Logic	188
5.6.1	Multiplexers/Demultiplexers	190
5.6.2	Split Arrays	192
5.7	Differential CVS Logic	193
5.7.1	Basic Operation	193
5.7.2	Logic Design	195
5.8	Complementary Pass-Transistor Logic	198
5.9	DSL Logic	204
5.10	References	206
6	Chip Design	207
6.1	Isolation	208
6.1.1	LOCOS	208
6.1.2	Trench Isolation	211
6.2	CMOS Process Examples	213
6.2.1	Bulk CMOS	213
6.2.2	Latchup	215
6.2.3	Silicon-On-Insulator (SOI) Techniques	219
6.3	Design Rules	220
6.3.1	Lithography and Fabrication	221
6.3.2	Basic Design Rule Set	222
6.4	Basic Layout	230
6.4.1	General Layout Strategies	231
6.4.2	Equivalent Load Concept	234
6.4.3	Latchup Prevention	236
6.4.4	Static Gate Layout	236
6.4.5	TG-Based Logic	238
6.5	Interconnects	238
6.5.1	Parasitics	241
6.5.2	Interconnect Levels	246
6.6	Data Transmission	246
6.6.1	Basic Model	248

6.6.2	Lumped-Element Analysis	250
6.7	Transmission Line Analysis	253
6.7.1	Wave Properties	253
6.7.2	Basic Properties	254
6.7.3	Capacitive Load	257
6.7.4	Transmission Line Drivers	258
6.7.5	RC Lines	260
6.8	Crosstalk	264
6.8.1	Origin of Crosstalk	264
6.8.2	Interconnect Coupling	265
6.8.3	Circuit Coupling	267
6.9	Gate Arrays in CMOS	268
6.10	References	273
7	Synchronous Logic	275
7.1	Clock Signals	275
7.2	Clock Distribution and Skew	275
7.3	Clocked Static Logic	279
7.3.1	Design Factors	279
7.3.2	Complex Logic Cascades	283
7.4	Charge Storage Nodes	283
7.5	Charge Leakage	286
7.5.1	Constant Current and Capacitance	288
7.5.2	Voltage-Dependent Current	290
7.5.3	Complete Solution	292
7.5.4	Single-Polarity MOSFET Storage Nodes	293
7.6	Charge Sharing	294
7.7	Dynamic Logic	298
7.7.1	Dynamic nMOS Inverter	298
7.7.2	Dynamic pMOS Inverter	303
7.7.3	Complex Logic	304
7.7.4	Dynamic Cascades	306
7.8	Domino Logic	307
7.8.1	Analysis	311
7.8.2	Maximum Clock Frequency	313
7.8.3	Transistor Sizing	313
7.8.4	Charge Leakage and Charge Sharing	315
7.9	Multiple-Output Domino Logic	320
7.9.1	MODL Carry-Look-Ahead Adder	322
7.10	Latched Domino Logic	324
7.11	NORA Logic	329

7.11.1	Signal Races	329
7.11.2	Data Control Using Dynamic Latches	332
7.11.3	Clocked-CMOS Latches	332
7.11.4	NORA Structuring	332
7.11.5	NORA Serial Adder	334
7.11.6	NORA Serial-Parallel Multiplier	336
7.12	Zipper CMOS Logic	338
7.13	References	342
8	Design of Basic Circuits	345
8.1	Chip Floorplan	345
8.2	Input Protection Circuits	347
8.3	Static Gate Sizing	351
8.3.1	Single Inverter Model	351
8.3.2	Inverter Chain Analysis	353
8.3.3	Application of the Results	356
8.4	Off-Chip Driver Circuits	356
8.4.1	Basic Off-Chip Driver Design	357
8.4.2	Tri-State and Bidirectional I/O	359
8.5	Timing and Clock Distribution	360
8.5.1	Clocks and Timing Circles	360
8.5.2	Clock Generation Circuits	364
8.5.3	Clock Drivers and Distribution Techniques	367
8.6	Memory Circuits	369
8.6.1	Static RAM Cell	372
8.6.2	Dynamic RAM Cell	376
8.6.3	Architecture	383
8.6.4	Address Decoders	385
8.6.5	Column Selector and Sense Amplifiers	389
8.6.6	Summary	390
8.7	References	392
9	Analog CMOS Circuits	395
9.1	MOSFET Equations	395
9.2	Small-Signal MOSFET Model	397
9.3	Basic Amplifier	400
9.3.1	Small-Signal Gain	400
9.3.2	Frequency Response	401
9.4	Voltage References	403
9.5	Current Sources	405
9.6	Differential Amplifier	408

9.7	A CMOS Operational Amplifier	411
9.8	Summary	414
9.9	References	415
10	BiCMOS Circuits	417
10.1	Bipolar Junction Transistors	418
10.1.1	Structure and Operation	418
10.1.2	Bipolar Transistor Capacitances	424
10.2	BiCMOS Technology	425
10.3	BiCMOS Inverter	426
10.3.1	DC Characteristics	427
10.3.2	Transient Switching Characteristics	427
10.4	Comparison of CMOS and BiCMOS Performance	431
10.5	Circuit Variations	434
10.5.1	Pull-Down MOSFETs	434
10.5.2	Logic Swing	434
10.6	Logic Formation	435
10.6.1	NAND Gate	435
10.6.2	NOR Gate	437
10.6.3	AOI and OAI Logic	437
10.6.4	Pseudo-nMOS Input Circuits	438
10.7	Tri-state Output	441
10.8	Level Conversion	442
10.9	Summary	443
10.10	References	444
	Index	447

Chapter 1

Introduction to CMOS

Integrated electronic circuits which are based on complementary metal-oxide-semiconductor (CMOS) technologies are firmly established in modern electronics. CMOS provides the important characteristics needed for high-density logic designs. Moreover, with recent developments in the field of BiCMOS, it is anticipated that we have a technology which will provide a transition to the next century.

In this chapter we will examine CMOS from a bird's eye vantage point in an effort to place the subject into a reasonable perspective. Then we will be in a position to discuss the content and structure of the book.

1.1 Why Study CMOS?

CMOS circuits have many advantages when compared with other integrated circuit technologies. The ones which are most often quoted are

- Low power dissipation
- High integration density

but there are other reasons which make silicon CMOS the technology of choice for many applications. Let's examine some of the more important aspects of the technology.

Power Dissipation

Static CMOS circuits have the nice characteristic that power supply current is only required when a gate is undergoing a switching event. If the inputs are at stable logic 0 or logic 1 values, then the static power dissipation P_{static}

is limited to that generated by leakage currents. When compared with nMOS or bipolar circuits, this is a distinct advantage since it leads to reduced heating.

Although the static power dissipation in a CMOS circuit is very small, the circuit exhibits dynamic dissipation whenever the inputs are changed. The power consumption of a switched network is proportional to the switching frequency:

$$P_{dynamic} \propto f. \quad (1.1)$$

The total power dissipation P of the circuit is then written as

$$P = P_{static} + P_{dynamic}. \quad (1.2)$$

At low frequencies, both contributions are small. However, the dynamic power dissipation increases with switching frequency, and can dominate in high-speed circuits. At the system level, the total power dissipation depends on both the frequency of the switching and the number of gates which are undergoing a transition.

High Logic Integration Density

CMOS circuits can be structured in various ways. Standard static CMOS gates require two transistors for every input. Thus, a 3-input NAND or NOR gate will use 6 MOSFETs. An equivalent nMOS-only design uses 4 transistors, so we can conclude that CMOS does not lead to a smaller device count. Instead, the size of the device becomes the important consideration. CMOS circuit design allows us freedom to adjust the size according to the desired transient response specifications. This results in a tradeoff between speed versus area.

Advances in silicon processing technology have been instrumental in propelling CMOS to the forefront of integrated circuits. Linewidths as small as one-half of a micron are possible using optical lithography; x-ray and electron-beam patterning allows 0.1 μm resolution. Logic density is increased as the device size decreases, allowing CMOS to achieve greater integration densities than possible with a bipolar technology. These features have helped propel CMOS to a leading technology.

Logic Swings

CMOS gates allow **rail-to-rail** output logic voltage swings. For example, if a 5 volt power supply is used, then the output voltage range is (approximately) [0,5] volts. As a comparison, a bipolar TTL (transistor-transistor logic) gate only gives outputs in the range [0.3,3.6] volt with the same