



# System-on-Chip: Next Generation Electronics

Edited by Bashir M. Al-Hashimi

TN 402 5995

## System-on-Chip: Next Generation Electronics

Edited by Bashir M. Al-Hashimi

School of Electronics and Computer Science University of Southampton, UK



E2007000909

The Institution of Electrical Engineers

Published by: The Institution of Electrical Engineers, London, United Kingdom

© 2006: The Institution of Electrical Engineers

This publication is copyright under the Berne Convention and the Universal Copyright Convention. All rights reserved. Apart from any fair dealing for the purposes of research or private study, or criticism or review, as permitted under the Copyright, Designs and Patents Act, 1988, this publication may be reproduced, stored or transmitted, in any forms or by any means, only with the prior permission in writing of the publishers, or in the case of reprographic reproduction in accordance with the terms of licences issued by the Copyright Licensing Agency. Inquiries concerning reproduction outside those terms should be sent to the publishers at the undermentioned address:

The Institution of Electrical Engineers, Michael Faraday House, Six Hills Way, Stevenage, Herts., SG1 2AY, United Kingdom

www.iee.org

While the authors and the publishers believe that the information and guidance given in this work are correct, all parties must rely upon their own skill and judgment when making use of them. Neither the authors nor the publishers assume any liability to anyone for any loss or damage caused by any error or omission in the work, whether such error or omission is the result of negligence or any other cause. Any and all such liability is disclaimed.

The moral rights of the authors to be identified as authors of this work have been asserted by them in accordance with the Copyright, Designs and Patents Act 1988.

#### **British Library Cataloguing in Publication Data**

System on chip: next generation electronics.-(IEE circuits, devices and systems series) 1. Systems on a chip 2. Embedded computer systems

- 3. Microelectronics

I. Al-Hashimi, Bashir M. II. Institution of Electrical Engineers 621.3'95

ISBN-10: 0863415520

ISBN-13: 978-086341-552-4

Typeset in India by Newgen Imaging Systems (P) Ltd., Chennai, India Printed in the UK by MPG Books Ltd., Bodmin, Cornwall

### **IEE CIRCUITS, DEVICES AND SYSTEMS SERIES 18**

Series Editors: Professor Dr. R. Soin Dr. D. Haigh Professor Y. Sun

## System-on-Chip: Next Generation Electronics

## Other volumes in the Circuits, Devices and Systems series:

| Volume 1  | GaAs technology and its impact on circuits and systems D. G. Haigh and             |
|-----------|--|
|           | J. Everard (Editors)   |
| Volume 2  | Analogue IC design: the current-mode approach C. Toumazou, F. J. Lidgey            |
|           | and D. G. Haigh (Editors)  |
| Volume 3  | Analogue-digital ASICs R. S. Soin, F. Maloberti and J. Franca (Editors)            |
| Volume 4  | Algorithmic and knowledge-based CAD for VLSI G. E. Taylor and G. Russell (Editors) |
| Volume 5  | Switched-currents: an analogue technique for digital technology                    |
|           | C. Toumazou, J. B. Hughes and N. C. Battersby (Editors)                            |
| Volume 6  | High frequency circuits F. Nibier and co-authors                                   |
| Volume 7  | MMIC design I. D. Robertson (Editor)   |
| Volume 8  | Low-power HF microelectronics G. A. S. Machado (Editor)                            |
| Volume 9  | VLSI testing: digital and mixed analogue/digital techniques S. L. Hurst            |
| Volume 10 | Distributed feedback semiconductor lasers J. Carroll, J. Whiteaway and R. Plumb    |
| Volume 11 | Selected topics in advanced solid state and fibre optic sensors                    |
|           | S. M. Vaezi-Nejad (Editor)   |
| Volume 12 | Strained silicon heterostructures: materials and devices C. K. Maiti               |
|           | N. B. Chakrabarti and S. K. Ray (Editors)  |
| Volume 13 | RFIC and MMIC design and technology I. D. Robertson and S. Lucyszyn (Editors)      |
| Volume 14 | Design of high frequency Integrated analogue filters Y. Sun (Editor)               |
| Volume 16 | Wireless communication circuits and systems Y. Sun (Editor)                        |
| Volume 17 | The switching function: analysis of power electronic circuits C. Marouchos         |

To May, Sara, Haneen and Zahara

#### **Preface**

System-on-chip (SoC) is widely believed to represent the next major market for microelectronics, and there is considerable interest world-wide in developing effective methods and tools to support the SoC paradigm. The work presented in this book grew out of a special issue 'Embedded Microelectronic Systems: Status and Trends', IEE Proceedings: Computers and Digital Techniques, April/June 2005.

Recently, a number of excellent books on SoC have been published, most of which have focused on a particular area of SoC research. The field of SoC is broad and expanding, and the prime objective of this book is to provide a timely and coherent account of the recent advances in some of the SoC key research areas in one volume. In order to achieve this, 25 international research groups were invited to contribute to the book. Each contribution has an up-to-date research survey highlighting the key achievements and future trends. To facilitate the understanding of the numerous research topics covered in the book, each chapter has some background covering the basic principles, and an extensive up-to-date list of references. To enhance the book's readability, the 25 chapters have been grouped into eight parts, each part examining a particular theme of SoC research in depth.

In general, complete SoC designs consist of hardware and software components, which are traditionally developed separately and combined at a later stage of the design. This, however, increases time-to-market and system cost which is in contraction with some of the SoC drivers. To address such difficulties and to cope with the continuing increased design complexity, new design methodologies that support SoCs are needed. Part I of the book contains six chapters (1 to 6) dealing with the systematic and concurrent design, analysis and optimisation of SoC-based embedded systems. Software plays a very important role in the design of SoC; Part II has three chapters devoted to embedded software characterisation (Chapter 7), retargetable compilation (Chapter 8) and power-aware software generation (Chapter 9).

Excessive power dissipation in SoC does not only limit their applications in portable devices, but also results in increased packaging and cooling costs. Managing the power issue is fundamental to successfully expending Moore's law. Until recently, dynamic power has been the dominant source of power consumption, however, leakage power is becoming a significant fraction of the total power in deep-submicron designs. Part III contains four chapters (9 to 13) describing effective techniques

for reducing the dynamic and leakage power consumption. These techniques can be applied at various levels of the design hierarchy to allow designers to meet the challenging power constraints in SoC. There are some compelling advantages of employing reconfigurable devices in SoC in terms of speed, power, cost and time-to-market. Architectures and design methods for reconfigurable computing are discussed in Part IV of the book (Chapter 14).

Telecomm and multimedia applications require mixed-signal SoCs; Chapter 15 of Part V describes methods and tools that automate the process of modelling and generating analogue/RF cores for such SoCs. The International Technology Roadmap on Semiconductors (ITRS – http://public.itrs.net/) predicts that the use of clock-less designs will be increased in future SoCs to cope with timing issues. Chapter 16 of Part five is concerned with the synthesis and design automation of asynchronous systems. A key element in achieving functional design is the on-chip communication that interconnects the SoC cores. Bus-based interconnections provide the current SoC communication. However, SoCs complexity is increasing with the continuing scaling down of CMOS feature sizes. According to ITRS'03, an average SoC will contain > 50 processing and memory blocks in 2008 and 100 such blocks in 2012. Consequently, it may not be viable to continue to effectively employ bus-based communication in future SoC. To address this concern, and improve performance of future SoCs, different interconnection technologies are being developed. Part VI (Chapters 17 and 18) is devoted to network-on-chip, a new interconnection technology where SoC cores communicate with each other by sending packets over an on-chip network.

Part VII of the book contains three chapters investigating functional design validation and verification, which are important factors that contribute to the ultimate costs of an SoC. Chapters 19 and 20 focus on simulation-based techniques that have been developed to validate complex hardware/software systems, whilst Chapter 21 considers formal verification as a way of verifying system correctness. The high level of integration is making the cost of testing SoC expensive, mainly due to the volume of test data and limited test access to embedded cores. The ITRS'03 predicts that if the current trends are maintained, by 2015 the cost of testing a transistor will approach or even exceed the cost of manufacturing. Therefore, low-cost design-for-test techniques for SoCs are required, which is the subject of the final part (Part VIII) of the book. This part has four chapters, test-resource partitioning (Chapter 22), multisite testing (Chapter 23), on-chip timing measurement (Chapter 24) and yield and reliability (Chapter 25).

#### **Book audience**

It is the intention of this book to contain a diverse coverage of SoC main research themes, each theme is discussed in depth and therefore the book will appeal to broader readership. SoC is a popular PhD research topic and is appearing as part of the syllabus for both undergraduate and postgraduate Electronics and Computer Engineering courses at many universities, and I hope that this book will complement the research and teaching that is taking place in this area. Also, the book should serve as

a valuable reference for designers and managers interested in various aspects of SoC design and test.

#### Acknowledgements

First and foremost I am indebted to all the contributing authors of this book. I acknowledge the financial support from the Engineering & Physical Sciences Research Council (EPSRC), UK, to my research activities in SoC which made this book possible. I like to thank all the researchers whom I have worked with and who have broadened my knowledge of the SoC field in particular, Dr. M. Schmitz, Dr. P. Rosinger, Dr. T. Gonciari and Dr. D. Wu. Finally, I wish to thank Sarah Kramer (Senior Commissioning Editor) and Phil Sergeant at the IEE, their assistance during this project have been invaluable and Geoff Merrett for his work on the book cover.

Bashir M. Al-Hashimi Southampton, UK June 2005

#### **Authors and Contributors**

#### Part I System Level Design

#### Simon Künzli, Lothar Thiele, Eckart Zitzler

Department Information
Technology and Electrical Engineering
Computer Engineering and
Networks Lab
ETH Zurich, Switzerland

#### Rafik Henia, Arne Hamann, Marek Jersak, Razvan Racu, Kai Richter, Rolf Ernst Institute of Computer and Communication Network Engineer

Communication Network Engineering Technical University of Braunschweig D-38106 Braunschweig, Germany

#### Paul Pop, Petru Eles, Zebo Peng

Computer and Information Science Dept. Linköping University SE-581 83 Sweden

#### Jaehwan John Lee

Department of Electrical and Computer Engineering Purdue School of Engineering and Technology Indiana Univ. - Purdue Univ. Indianapolis 723 West Michigan St. Indianapolis IN 46202, USA

#### Vincent John Mooney III

Centre for Research on Embedded Systems and Technology School of Electrical and Computer Engineering Georgia Institute of Technology Georgia USA

#### Axel Jantsch, Ingo Sander

Royal Institute of Technology SB-100 44 Stockholm Sweden

#### Prabhat Mishra

Department of Computer and Information Science and Engineering University of Florida Gainesville FL 32611 USA

#### **Nikil Dutt**

Center for Embedded Computer Systems University of California, Irvine CA 92697 USA

#### Part II Embedded Software

#### **Gunnar Braun**

CoWare, Inc.

Technologiezentrum am Europaplatz

Dennewartstrasse 25-27

52068 Aachen

Germany

Rainer Leupers, Manuel Hohenauer, Kingshuk Karuri, Jianjiang Ceng, Hanno Scharwaechter,

Heinrich Meyr, Gerd Ascheid

Institute for Integrated Signal

**Processing Systems** 

RWTH Aachen University of

Technology

Germany

#### Edward Lee, Stephen Neuendorffer

**EECS Department** 

University of California at

Berkeley

Berkeley, CA, USA

and Xilinx Research Labs

San Jose, CA

**USA** 

## J. Hu, G. Chen, M. Kandemir,

N. Vijaykrishnan

Department of Computer Science and

Engineering

Pennsylvania State University

University Park, PA 16802

**USA** 

#### Part III Power Reduction and Management

#### P. Marchal, F. Catthoor

**IMEC** 

Kapeldreef75

B-3001 Leuven, Belgium

#### J.I. Gomez, D. Atienza

Universidad Complutense de Madrid

Spain

#### S. Mamagkakis

Democritus University of Thrace

Greece

#### Niraj K. Jha

Department of Electrical Engineering

Princeton University

Princeton, NJ 08544, USA

#### Afshin Abdollahi, Massoud Pedram

Dept. of Electrical Engineering University of Southern California

Los Angeles, CA 90211

**USA** 

Amit Agarwal, Saibal Mukhopadhyay, Chris H. Kim,

Arijit Raychowdhury,

Kaushik Roy

School of Electrical and Computer

engineering

**Purdue University** 

West Lafayette, Indiana 47907-1285

**USA** 

## Part IV Reconfigurable Computing

#### G. A. Constantinides, P. Y. K. Cheung

Department of Electrical and Electronic Engineering Imperial College, Exhibition Road London SW7 2BT, England, UK

#### T. J. Todman, O. Mencer, W. Luk

Department of computing 180 Queen's Gate South Kensington Campus Imperial College London SW7 2AZ England, UK

#### S. J. E. Wilton

Department of Electrical and Computer Engineering University of Toronto 10 King's College Rd. Toronto, Ontario Canada M5S 1A4

#### Part V Architectural Synthesis

#### Georges G. E. Gielen

Department of Electrical Engineering -ESAT-MICAS Katholieke Universiteit Leuven Belgium

#### Danil Sokolov, Alex Yakovlev

School of Electrical, Electronic and Computer Engineering University of Newcastle upon Tyne NE17RU, UK

## Part VI Network-on-chip

#### Luca Benini, Davide Bertozzi

The Dip. di Elettronica, Informaticae Sistemistica Universit'a di Bologna Bologna 40136, Italy

#### Manish Amade

Department of Electronics & Computer Engineering University of California at San Diego USA

#### **Aristides Efthymiou**

School of Informatics University of Edinburgh Edinburgh, UK

#### Tomaz Felicijan, Douglas Edwards

Department of Computer Science University of Manchester Manchester, UK

#### Luciano Lavagno

Politecnico di Torino Dipartimento di Elettronica Corso Ducadegli Abruzzi 24 Torino 10129 Italy

#### Part VII Simulation and Verification

#### Ian G. Harris

Department of Computer Science University of California Irvine Irvine, CA 92697 USA

#### Sungjoo Yoo

SoC Research Center System LSI Division Samsung Electronics, Korea

#### A. Jerraya

System-Level Synthesis Group TIMA Laboratories France

#### Rolf Drechsler, Daniel Große

Institute of Computer Science University of Bremen 28359 Bremen Germany

## Part VIII Manufacturing Test

#### Krishnendu Chakrabarty

Department of Electrical and Computer Engineering Duke University Box 90291 Durham NC 27708 USA

## Peter M. Levine, Gordon W. Robert

Microelectronics and Computer Systems Laboratory McGill University 3480 University Street Montreal, Quebec H3A 2A7, CANADA

#### Sandeep Kumar Goel, Erik Jan Marinissen

Philips Research Laboratories IC Design - Digital Design & Test High Tech Campus 5 5656AE, Eindhoven The Netherlands

#### Adit D. Singh

Department of Electrical and Computer Engineering Auburn University Auburn, Alabama 36849, USA

#### Thomas S. Barnett

IBM Microelectronics Essex Junction Vermont 05452, USA

## **Contents**

| PA | RT I -   | - System-level design                            |                                  | 1  |
|----|--|--|----------------------------------|----|
| 1  | Multi-criteria decision making in embedded system design<br>Simon Künzli, Lothar Thiele and Eckart Zitzler |  |                                  | 3  |
|    | 1.1  | Introduction                                     |                                  | 3  |
|    | 1.2 Approaches to design space exploration   |  |                                  | 5  |
|    | 1.3  | A simple example: design space exploration of    |                                  |    |
|    |  | cache architectures                              | _                                | 8  |
|    | 1.4 A general framework for design space exploration   |  | sign space exploration           | 10 |
|    |  | 1.4.1 Selection                                  |                                  | 11 |
|    |  | 1.4.2 Variation                                  |                                  | 14 |
|    |  | 1.4.3 Implementation is                          | sues                             | 17 |
|    |  | 1.4.4 Application of PIS                         | A for design space exploration   | 20 |
|    | 1.5  | Conclusions                                      |                                  | 23 |
|    | Ackı   | owledgement                                      |                                  | 23 |
|    | Refe   | rences   |                                  | 24 |
| 2  | System-level performance analysis – the SymTA/S approach   |  |                                  | 29 |
|    | Rafik  | : Henia, Arne Hamann, Marek<br>Rolf Ernst        | Jersak, Razvan Racu, Kai Richter |    |
|    | 2.1  | Introduction                                     |                                  | 29 |
|    | 2.2  | Formal techniques in system performance analysis |                                  |    |
|    | 2.3 The SymTA/S approach   |  |                                  |    |
|    |  | 2.3.1 SymTA/S applicate                          | on model                         | 34 |
|    |  | 2.3.2 SymTA/S standard                           | event models                     | 35 |
|    |  | 2.3.3 Analysis composit                          | ion                              | 37 |
|    |  | 2.3.4 Event stream adapt                         | ation                            | 39 |
|    | 2.4  | Complex embedded applicat                        | ions                             | 39 |
|    |  | 2.4.1 Basic thoughts                             |                                  | 40 |
|    |  | 2.4.2 AND-activation                             |                                  | 40 |

|   |      | 2.4.3  | OR-activation   | 42 |  |  |
|---|------|--|---|----|--|--|
|   |      | 2.4.4  | Cyclic task dependencies                                  | 45 |  |  |
|   |      | 2.4.5  | Analysis idea   | 46 |  |  |
|   | 2.5  | Systen   | 1 contexts  | 48 |  |  |
|   |      | 2.5.1  | Context-blind analysis                                    | 48 |  |  |
|   |      | 2.5.2  | Intra event stream context                                | 49 |  |  |
|   |      | 2.5.3  | Inter event stream context                                | 51 |  |  |
|   |      | 2.5.4  | Combination of contexts                                   | 53 |  |  |
|   | 2.6  |  | space exploration for system optimisation                 | 55 |  |  |
|   |      | 2.6.1  | Search space  | 56 |  |  |
|   |      | 2.6.2  | Optimisation objectives                                   | 57 |  |  |
|   |      | 2.6.3  | Defining the search space and controlling the exploration | 59 |  |  |
|   |      | 2.6.4  | Design space exploration loop                             | 60 |  |  |
|   | 2.7  | Sensiti  | vity analysis   | 62 |  |  |
|   | 2.8  |  | n-on-chip example   | 64 |  |  |
|   |      | 2.8.1  | Analysis  | 66 |  |  |
|   |      | 2.8.2  | Optimisations   | 67 |  |  |
|   |      | 2.8.3  | Sensitivity analysis                                      | 69 |  |  |
|   | 2.9  | Conclu   |   | 70 |  |  |
|   | Refe | rences   |   | 72 |  |  |
|   |      |  |   |    |  |  |
| 3 |      | Analysis and optimisation of heterogeneous real-time |   |    |  |  |
|   |      | edded sy   |   | 75 |  |  |
|   | гаш  | Рор, Рег   | ru Eles and Zebo Peng                                     |    |  |  |
|   | 3.1  | Introdu  |   | 75 |  |  |
|   |      | 3.1.1  | Automotive electronics                                    | 76 |  |  |
|   | 3.2  |  | geneous real-time embedded systems                        | 77 |  |  |
|   |      | 3.2.1  | Heterogeneous hardware architecture                       | 77 |  |  |
|   |      | 3.2.2  | Heterogeneous communication protocols                     | 78 |  |  |
|   |      | 3.2.3  | Heterogeneous scheduling policies                         | 79 |  |  |
|   |      | 3.2.4  | Distributed safety-critical applications                  | 80 |  |  |
|   | 3.3  |  | lability analysis   | 81 |  |  |
|   | 3.4  | 10-20  | optimisation  | 83 |  |  |
|   |      | 3.4.1  | Traditional design methodology                            | 83 |  |  |
|   |      | 3.4.2  | Function architecture co-design and platform-based        |    |  |  |
|   |      |  | design  | 86 |  |  |
|   | 3.5  |  | luster systems  | 87 |  |  |
|   |      | 3.5.1  | Hardware architecture                                     | 88 |  |  |
|   |      | 3.5.2  | Software architecture                                     | 89 |  |  |
|   |      | 3.5.3  | Application model   | 91 |  |  |
|   | 3.6  |  | luster optimisation                                       | 93 |  |  |
|   |      | 3.6.1  | Partitioning and mapping                                  | 94 |  |  |
|   |      | 3.6.2  | Frame packing   | 97 |  |  |

|   |       |                | Con  | tents | xiii       |
|---|-------|----------------|--|-------|------------|
|   | 3.7   | Multi-c        | cluster analysis and scheduling                    |       | 99         |
|   |       | 3.7.1          | Schedulability analysis for the ETC                |       | 103        |
|   | 3.8   | Frame-         | packing optimisation strategy                      |       | 107        |
|   |       | 3.8.1          | Frame packing with simulated annealing             |       | 108        |
|   |       | 3.8.2          | Frame packing greedy heuristic                     |       | 110        |
|   | 3.9   | Experin        | mental results                                     |       | 112        |
|   |       | 3.9.1          | The vehicle cruise controller                      |       | 114        |
|   | 3.10  | Conclu         | sions  |       | 115        |
|   | Refer | ences          |  |       | 115        |
| 4 | Hard  | ware/so        | ftware partitioning of operating systems: focus on |       |            |
|   | dead  | lock avoi      | idance   |       | 121        |
|   | Jaehv | van John       | Lee and Vincent John Mooney III                    |       |            |
|   | 4.1   | Introdu        |  |       | 121        |
|   | 4.2   |                | are/software RTOS design                           |       | 122        |
|   |       | 4.2.1          | RTOS/MPSoC target                                  |       | 122        |
|   |       | 4.2.2          | The $\delta$ framework                             |       | 124        |
|   | 4.0   | 4.2.3          | Hardware RTOS components                           |       | 127        |
|   | 4.3   | _              | round and prior work for deadlock                  |       | 130        |
|   |       | 4.3.1          | Motivation for the design of deadlock-related      |       | 120        |
|   |       | 422            | hardware components                                |       | 130        |
|   |       | 4.3.2<br>4.3.3 | Background Prior work in deadlock research         |       | 130<br>133 |
|   | 4.4   |                | pproaches to deadlock problems                     |       | 133        |
|   | 4.4   | 4.4.1          | Introduction                                       |       | 134        |
|   |       | 4.4.1          | New deadlock detection methodology: the DDU        |       | 134        |
|   |       | 4.4.3          | New deadlock avoidance methodology: the DAU        |       | 136        |
|   |       | 4.4.4          | Parallel banker's algorithm                        |       | 139        |
|   |       | 4.4.5          | PBAU architecture                                  |       | 145        |
|   |       | 4.4.6          | Trade-offs between the DAU and the PBAU            |       | 146        |
|   | 4.5   |                | mentation and results                              |       | 146        |
|   |       | 4.5.1          | Base MPSoC for experimentation                     |       | 146        |
|   |       | 4.5.2          | Configured RTOS/MPSoCs for experimentation         |       | 147        |
|   |       | 4.5.3          | Execution time comparison between RTOS1 and        |       |            |
|   |       |                | RTOS2  |       | 147        |
|   |       | 4.5.4          | Execution time comparison between RTOS1 and        |       |            |
|   |       |                | RTOS3  |       | 148        |
|   |       | 4.5.5          | Execution time comparison between RTOS4 and        |       |            |
|   |       |                | RTOS5  |       | 149        |
|   |       | 4.5.6          | Execution time comparison between RTOS6 and        |       | g: 100 W   |
|   |       |                | RTOS7  |       | 150        |
|   |       | 4.5.7          | Execution time comparison between RTOS8 and        |       |            |
|   | 4.5   | σ.             | RTOS9  |       | 152        |
|   | 4.6   | Conclu         | isions   |       | 156        |

#### xiv Contents

|   | Acknowledgements |                          |   | 157 |  |
|---|------------------|--------------------------|---|-----|--|
|   | Refe             | rences                   |   | 157 |  |
| 5 |                  |                          | mputation in the design process                 | 161 |  |
|   | Axel             | Jantsch d                | and Ingo Sander                                 |     |  |
|   | 5.1              | Introdu                  | action  | 161 |  |
|   | 5.2              | Models                   | s of computation                                | 163 |  |
|   |                  | 5.2.1                    | Continuous time models                          | 164 |  |
|   |                  | 5.2.2                    | Discrete time models                            | 165 |  |
|   |                  | 5.2.3                    | Synchronous models                              | 165 |  |
|   |                  | 5.2.4                    | Feedback loops in discrete time and synchronous |     |  |
|   |                  |                          | models  | 166 |  |
|   |                  | 5.2.5                    | Untimed models                                  | 168 |  |
|   |                  | 5.2.6                    | Heterogeneous models of computation             | 170 |  |
|   | 5.3              |                          | in the design flow                              | 171 |  |
|   |                  | 5.3.1                    | Continuous time models                          | 172 |  |
|   |                  | 5.3.2                    | Discrete time models                            | 172 |  |
|   |                  | 5.3.3                    | Synchronous models                              | 173 |  |
|   |                  | 5.3.4                    | Untimed models                                  | 174 |  |
|   |                  | 5.3.5                    | Discussion                                      | 174 |  |
|   | 5.4              | _                        | activities                                      | 175 |  |
|   |                  | 5.4.1                    | Synthesis                                       | 175 |  |
|   |                  | 5.4.2                    | Simulation                                      | 180 |  |
|   |                  | 5.4.3                    | Formal verification                             | 180 |  |
|   |                  | 5.4.4                    | Summary   | 181 |  |
|   | 5.5              | Conclu                   | sions   | 182 |  |
|   | Refe             | rences                   |   | 183 |  |
| 6 | Arch             | nitecture                | description languages for programmable embedded |     |  |
|   |                  | systems                  |   |     |  |
|   | Prab             | hat Mish                 | ra and Nikil Dutt                               |     |  |
|   | 6.1              | Introduction             |   |     |  |
|   | 6.2              | ADLs and other languages |   |     |  |
|   | 6.3              | The AI                   | DL survey                                       | 190 |  |
|   |                  | 6.3.1                    | Structural ADLs                                 | 191 |  |
|   |                  | 6.3.2                    | Behavioural ADLs                                | 193 |  |
|   |                  | 6.3.3                    | Mixed ADLs                                      | 198 |  |
|   |                  | 6.3.4                    | Partial ADLs                                    | 203 |  |
|   | 6.4              | ADL d                    | riven methodologies                             | 204 |  |
|   |                  | 6.4.1                    | Software toolkit generation and exploration     | 204 |  |
|   |                  | 6.4.2                    | Generation of hardware implementation           | 208 |  |
|   |                  | 6.4.3                    | Top-down validation                             | 210 |  |
|   | 6.5              |                          | rative study                                    | 212 |  |
|   | 6.6              | Conclu                   | sions   | 214 |  |