

TN 303-62 H677

A USER'S HANDBOOK OF SEMICONDUCTOR MEMORIES

EUGENE R. HNATEK

Monolithic Memories, Inc.





E7951756

A WILEY-INTERSCIENCE PUBLICATION

JOHN WILEY & SONS, New York · London · Sydney · Toronto



Copyright © 1977 by John Wiley & Sons, Inc.

All rights reserved. Published simultaneously in Canada.

No part of this book may be reproduced by any means, nor transmitted, nor translated into a machine language without the written permission of the publisher.

Library of Congress Cataloging in Publication Data:

Hnatek, Eugene R 1942-

A user's handbook of semiconductor memories.

"A Wiley-Interscience publication." Includes bibliographical references and index.

1. Semiconductor storage devices. I. Title.

TK7895.M4H58 621.3819'58'33 77-362 ISBN 0-471-40112-9

Printed in the United States of America

10 9 8 7 6 5 4 3 2

A User's Handbook of Semiconductor Memories



To SUSAN, STEPHEN, JEFFREY, and DAVID



此为试读,需要完整PDF请访问: www.ertongbook.com

PREFACE

The increasingly rapid proliferation of semiconductor memories—bipolar and MOS—vying to replace magnetic cores as the main storage element in computers and minicomputers, requires that the practicing engineer keep abreast of state-of-the-art developments. Manufacturers of computer peripheral terminals and instrumentation are increasingly using semiconductor memories in their products. In the past four years, the state of the art for memories has progressed from 64-bit TTL and p-channel MOS RAMs to units such as 4K, and 16K n-channel RAMs, 1K Schottky TTL RAMs, 4K I²L RAMs, 1K CMOS RAMs, 32K ROMs, CMOS/SOS RAMs, 65K CCD memories, 256-bit CMOS CAMs. These increases in circuit density, complexity, and processing technology present the user with many different options for his system design. He must be aware of all options to achieve an efficient and cost-effective design.

This book provides practicing design and systems engineers, engineering students, and other interested readers with a comprehensive overview and some insight into the various semiconductor memory technologies and the advantages of each; a detailed discussion of the various categories of semiconductor memories; how the technology is married to a circuit design to yield the final product; and different applications of the final product. The material has been assembled from independent literature to serve as a design guide for the practicing engineer.

This is not a book that delves into the details of the design of monolithic semi-conductor integrated circuits; however, it does cover enough semiconductor processing and monolithic design to enable the user to become familiar with the design goals and the relationship between design goals, process techniques, and final products, to make the application decision easier. It also describes specific applications and the design details of specific memories in enough depth to interest the experienced designer. A general background is assumed in semiconductor integrated circuit processing terminology, semiconductor physics, and circuit design theory. Engineering students will be able to follow the book if they have been exposed to a course on semiconductor devices.

I wanted to write a book that can be read and used—a general purpose book that uses present-day popular memories as illustrative examples. This book is organized in six sections: Chapter 1 introduces the subject; Chapter 2 presents the various semiconductor processing technologies; Chapter 3 discusses shift registers and FIFOs; Chapter 4, read-only memories and programmable logic arrays; Chapter 5, random-access and content-addressable memories and Chapter 6, charge-coupled devices.

A wide variety of technological disciplines and such state-of-the-art subjects as 4K and 16K RAMs, I²L technology, ion implantation, CAMs, PLAs, FIFOs and CCDs are also discussed.

Chapters 3 through 6 deal with the intricacies, advantages and disadvantages of the various types of memory cells for each category of memory; its organization and design is presented; examples of popular generic IC memories are discussed to show how technology and circuit design combine to yield a given product; interface considerations for the memory are presented; and typical applications are discussed.

Throughout the book, emphasis is on using the popular IC memories as illustrative practical examples, and there are summaries of the popular commercially available device types.

Because of the need to provide a printable manuscript, the examples of commercially available memories are only illustrative rather than exhaustive in that all available generic part types and/or manufacturers are not discussed. I have tried to give a representative cross section of the most widely used device types.

I thank all the manufacturers of the products discussed for permission to use their material. Without them this book would not have been possible. Finally, I would like to thank Carol Lopez and Diane Beer for their painstaking efforts in typing the manuscript from sometimes illegible handwritten notes.

EUGENE R. HNATEK

January 1977 Sunnyvale, California

A User's Handbook of Semiconductor Memories

CONTENTS

1 INTRODUCTION 1

Logic Memory Systems, 1

The Interface Unit, 1

The Arithmetic Function Unit, 2

The Control Unit, 3

The Memory Unit, 3

What Does a Memory Do? 4

Storage—The Fundamental Operation, 4
Permanent Mass Storage, 5
Temporary Bulk Storage, 5
Scratchpad Storage, 5
Permanent Table Storage, 6
Continually Refreshed Storage, 6
Shifting Storage, 8

How Does a Memory Work? 9

Types of Memory, 10

Core Memories, 10

Semiconductor Memories, 11

Magnetic Bubbles, 13

Charge-Coupled Devices (CCDs), 14

Selection and Application Factors, 14

2 SEMICONDUCTOR MEMORY TECHNOLOGY 16

Bipolar Technologies, 16 Standard TTL, 17 Schottky TTL, 19

X CONTENTS

Emitter-Coupled Logic (ECL), 23 Integrated Injection Logic (I²L), 26

MOS Technology, 38

Ion-Implanted MOS Integrated Circuits, 40

Silicon-on-Sapphire (SOS) MOS Integrated Circuits, 44

Charge-Coupled Devices (CCDs), 52

3 SHIFT REGISTERS AND FIFOS 56

Shift Registers, 56

MOS Shift Registers, 57

Static and Dynamic Logic, 57

Dc or Static Logic, 57

Ac or Dynamic Logic, 60

The Three-Phase Static Shift Register, 63

Dynamic Two-Phase Shift Registers, 65

Dynamic Four-Phase Shift Registers, 71

Dynamic MOS Shift Registers with Tristate Outputs, 72

Complementary MOS Shift Registers, 76

Addressing MOS Shift Registers, 80

Frequency and Power Characteristics, 81

Input Structures and Output Buffers, 84

Circuit Considerations: MOS/TTL Interfacing, 86

TTL-to-MOS Interface, 86

MOS-to-TTL Interface, 87

Clock Driver Requirements, 90

TTL as an MOS Clock Driver, 91

Clock Drivers, 93

Typical Commercially Available MOS Shift Registers, 94

Bipolar Shift Registers, 107

Commercially Available Bipolar TTL Shift Registers, 109

8-Bit Shift Registers, 110

4-Bit Shift Registers: Parallel-in, Series-out, 117

4-Bit Right Shift, Left Shift Registers, 119

4-Bit Data Selectors/Storage Registers, 126

Shift Register Applications, 127

Dual-Input Shift Registers, 127

Recirculation, 128

Simple 8-Bit Right Shift Registers, 128

Left/Right Shift Register, 129

Parallel Load/Serial Shift, 129

Serial-to-Parallel Conversion, 130

Serial-to-Parallel Conversion with Holding Register, 131

Parallel-to-Serial Conversion, 131

Edge Detector with Storage, 135

Shift Register Using Feedback, 136

Maximum Length Sequence Generators, 136 Sequence Generator with Phase-Related Outputs, 136 Variable Frequency Divider, 137 Variable Length Shift Register, 138 Encoding and Decoding Binary Words, 142 Shift Register Counters and Generators, 143 Ring Counters, 143 Modulo 16 Counter, 145 Shift Register Multiplexing, 147 Variable Pulse Width Generation, 148 Multiplexed Seven-Segment Count and Display Circuit, 150 Shift Register for High Voltage Displays, 150 Asynchronous Data Entry/Display, 154 Semiconductor Equivalent for Drums, 159 Shift Registers for File Memories, 161 First-In-First-Out (FIFO) Serial Memories, 163 Functional Description, 166 FIFO Applications, 174 Expanding the FIFO System, 174

4 THE READ-ONLY MEMORY (ROM) AND THE PROGRAMMABLE LOGIC ARRAY (PLA) 182

The Read-Only Memory (ROM), 182
Mask Programmable ROMs, 184
Electrically Programmable ROMs, 185
The MOS ROM, 185
Static MOS ROMs, 186
Row Select Circuitry, 189

Column Select Circuitry, 190

MOS Tree Matrix Circuitry, 193

Dynamic MOS ROMs, 194

Edge Triggering, 177 Content Indicator, 177 Automatic Loading, 177 Other Applications, 179

Programming the MOS ROM, 195

Ion Implantation of ROMs, 196

Typical Commercial MOS ROMs, 203

The National Semiconductor MM4232/MM5232 4096-Bit ROM, 203

The Electronic Arrays EA8308A/2308A 8192-Bit ROM, 203

The EA4600 16K ROM, 204

The MOS Technology MCS2029 32K ROM, 206

Bipolar ROMs, 215

Address Decode Circuitry, 215 Bipolar Memory Matrix, 217 Mask Programming of the Memory Matrix, 217

Column Select Circuitry, 220

Typical Commercial Bipolar ROMs, 221

The Fairchild 93434 256-Bit ROM, 221

The Fairchild 93406 1024-Bit ROM, 221

Monolithic Memories' MM6280/6281 8912-Bit Bipolar ROM, 222

ROM Trends, 226

Programmable Read-Only Memories (PROMs), 232

Programming Techniques, 234

Programming Bipolar PROMs, 234

Programming MOS PROMs, 242

Commercially Available PROMs, 248

The Intel 1702A 2K PROM, 250

The Fairchild 93436/93446 2048-Bit PROMs, 254

The Fairchild 93438/93448 4096-Bit PROMs, 254

ROM Versus PROM, 259

Applications of ROMs and PROMs, 262

Code Conversion, 263

Minicomputer Microprogramming, 282

Mathematical Functions, 286

Trigonometric Function Generators, 294

Memory Expansion, 298

Dc/Ac Inverter, 302

Synchronous Counter, 303

Multiphase Clock Generation, 305

Octal Decoder, 306

Multiplexer, 307

Simple Digital-to-Analog Converter, 307

The Programmable Logic Array (PLA), 308

PLA Organization, 312

How Does an IC PLA Work? 318

Field Programmable Logic Arrays (FPLAs), 320

Commercially Available PLAs and FPLAs, 324

The National Semiconductor DM8575/8576 PLAs, 325

The Intersil IM5200 PLA, 326

Product Team Array, 327

Summing Array, 327

Output Active Level Array, 330

Logic Operation, 331

Device Fabrication, 332

Product Term Minimization Techniques, 333

Edit Flexibility, 333

Programming, 334

Applications of PLAs, 335

Product Term Expansion, 336

Input Variable Expansion, 336

Output Expansion, 339

Sequential Logic Systems, 339 Code Conversion, 340 The PLA as a Decode Element in a Digital Processor, 341 PLAs as Character Generators, 341 PLAs as Controllers, 344 Sequential Traffic Controller, 348 Memory Overlays, 350 Subroutine Address Map and Branch Logic, 351 Fault Monitor Networks, 352 "Vectored" Priority Interrupt System, 354 Microprogramming Processors with PLAs, 356

RANDOM-ACCESS MEMORIES AND CONTENT-ADDRESSABLE MEMORIES (CAMs) 357

Random-Access Memories, 357

MOS RAMs, 361

The Static RAM, 362

The Eight-Transistor Static RAM Cell, 363 The Six-Transistor Static RAM Cell, 363

The Dynamic MOS RAM, 366

Dynamic RAM Cell Design, 367

Refresh, 375

Timing Generation, 381

MOS Interface Circuits, 388

Buffer Circuits, 388

MOS/TTL Drivers, 390

Sense Amplifier, 399

n-Channel RAM Interfacing, 399

Bipolar RAMs, 401

Why Bipolar RAMs? 404

Bipolar RAM Cell Circuitry, 404

Basic Bipolar RAM Storage Cell, 404

The Multiple-Emitter Cell, 408

The Diode-Coupled Cell, 408

The ECL Memory Cell, 410

Peripheral Circuitry, 410

Bipolar RAM Organization, 412

Bipolar RAM Output Structures, 415

Bipolar Interface Considerations, 418

A Chronology of Popular MOS RAMs, 419

PMOS RAMS, 420

NMOS RAMs, 430

CMOS RAMs, 464

Specific MOS RAMs, 474

The Intersil 6508/6518 1K CMOS RAM, 474

The Intel 2102 1K Static RAM, 475

The AMS 7001 1K Static RAM, 480

The AMS 6003 2K Dynamic RAM, 484
The Intel 2107B 4K Dynamic RAM, 488
The Texas Instruments TMS 4050 4K Dynamic RAM, 510
The Mostek MK4096 4K Dynamic RAM, 517
The Mostek MK4027 High Speed Dynamic 4K RAM, 519
The EMM SEMI 4200 Static 4K RAM, 528
A 4K ECL-Compatible RAM, 534
4K RAM Drivers, 536
The Intel 2116 16,384-Bit Dynamic RAM, 537

Popular Bipolar RAMs, 546

Signetics 82S21 64-Bit, High Speed Read-While-Write RAM, 547
The Fairchild 93410/93410A 256-Bit RAMs, 550
The Fairchild 93415/93415A 1K RAMs, 552
Texas Instruments 74S400/74S401 4096-Bit Bipolar RAMs, 555
A 4096-Bit Bipolar Dynamic RAM, 556
ECL RAMs, 558

Memory Systems Timing Considerations, 560

Selected RAM Applications, 564

Minicomputers and Controllers, 564

Minicomputer Memory System, 567

LIFO Push-down Stack Memory, 578

CMOS Memories, 581

Video Display Terminal, 584

Nonvolatile 8K-Byte Microprocessor-Oriented Memory System, 587

32 × 16 Memory System Organization, 591

Word Expansion, 591

256-Word × 8-Bit Buffer Memory System, 591

Content-Addressable Memories (CAMs), 591

Practical MOS CAM, 597 Practical CMOS CAM, 601 Practical Bipolar TTL CAM, 601 CAM Applications, 602

Information Retrieval, 602 Learning Memory, 603 Masked Searches, 603 Search for Maximum or Minimum Values, 606

6 THE CHARGE-COUPLED DEVICE (CCD) 609

CCD Operation, 610

Device Construction, 612

Charge-Coupling Structures, 612

Channel Confinement, 614

Substrate, 614

A Three-Phase CCD, 614

Two-Phase CCDs, 616

CCD Performance, 617 Dark Current, 617 Charge Transfer Efficiency, 618 Refreshing CCD Shift Registers, 619 Bulk (Buried) Channel CCDs, 619 Input Circuits, 621

Output Circuits, 622

CCD Memories, 623

CCD Memory Organization, 623 Commercially Availabile CCDs, 627 The Fairchild CD450 and CD460, 632 The Intel 2416 16K CCD, 636 The Mnemonics MN-64 65,536-Bit CCD, 642 The Fairchild CCD465 65K Memory, 644 CCDs as Drum and Disk Memories, 645

Index, 647

Chapter One

INTRODUCTION

LOGIC MEMORY SYSTEMS1

A typical logic memory system consists of four basic units: the interface unit, the arithmetic or function unit, the control unit, and the memory unit. Each of these units is discussed briefly.

The Interface Unit

The interface unit ensures signal compatibility between the system and the outside world. In the past there has been difficulty in interfacing between metal oxide semiconductor (MOS) and bipolar integrated circuits (ICs). Now, however, MOS ICs are being designed for compatibility between diode- and transistor-transistor logic (DTL and TTL). MOS can now be driven from DTL or TTL, and vice versa. This allows users to get the best of both MOS and DTL-TTL worlds. Where MOS is a relatively poor performer (e.g., in high speed portions of a system or when power driving is required), it pays to use a bipolar integrated circuit. In the remainder of the system, MOS can be employed in appropriate spots; thus each type of circuit can be exploited without having to use special interface circuits.

The input to an MOS IC looks like a reverse biased diode. Thus the current requirements are negligible and the device can be considered to be voltage operated.

¹ Semiconductor Memories, edited by Jerry Eimbinder, John Wiley & Sons, 1971, Chapter 11, "MOS Application Areas." Reprinted by permission.

A common misconception is that an MOS IC input, because of its high input impedance, is inherently noise sensitive. In practice, the IC's input is directly coupled to the output of the previous stage. Thus the impedance seen by the noise signal is the parallel combination of input and output impedance, and this is generally less than $10~\Omega$. Experience has shown that MOS integrated circuits can work efficiently in very noisy environments, such as alongside induction motors.

The output from an MOS integrated circuit has two important characteristics. First, it is a voltage output principally suited to driving other MOS circuits. Second, an MOS IC can be operated as a voltage-controlled resistor.

These characteristics allow MOS ICs to drive other circuits requiring only a few milliamperes of current; if greater currents are required, an output buffer can be provided.

The Arithmetic Function Unit

The arithmetic function unit performs some operation on data. Here the two prime considerations are speed and cost. If speed is the more important factor, a bipolar solution is probably called for. If cost is the main parameter, MOS is undoubtedly the type of circuitry to use.

It is unusual with MOS to supply a specific add or subtract function. Generally this operation is so straightforward that it is provided wherever it is required. This is an important point, since with bipolar circuitry it is common to provide a general add/subtract unit that is time multiplexed to meet the various needs in the system. This method obviously complicates the control logic, and it also means that uncomfortably high circuit speeds must be used to achieve a lower overall system speed. With the MOS approach, arithmetic units are provided as required, thus simplifying the control logic and making circuit speed and system speed fall more closely into line. It is important not to confuse circuit speed with system speed.

MOS techniques are currently proving very useful in counting and dividing applications. There are currently circuits that perform bidirectional decade counting with binary-coded decimal (BCD) outputs and presetting. Long divider chains giving many decades of division are also easily realized with MOS. One of the simplest MOS circuits is the shift register, and there are a great number of uses to which it can be put; for example, long divider chains or random number generations can be formed readily using feedback techniques with shift registers. Clock frequencies in this application can go up to 5 MHz. In addition to straightforward arithmetic functions, there is generally a need for more sophisticated functions. Again, shift register techniques can be used to good effect. For example, it is easy to construct a digital differential analyzer using these techniques, and the element can then be put to other uses, such as providing exponential and logarithmic functions.

A read-only memory (ROM) can be programmed to provide any required function—usually by considering the ROM to be equivalent to a look-up table. Thus square root functions, sine-cosine functions, and logarithmic functions can be readily performed. Interestingly, this device affords a means of performing functions at high speed, for although circuit speed is slower than that obtainable with bipolar circuitry, there are no subroutine or carrying delays. Thus there is no need for a sophisticated speed-up function such as a look-ahead carrying system.