

# THE ILLIAC IV

The First Supercomputer

R. Michael Hord



Computer Science Press

TP3  
H3

8361806

# THE ILLIAC IV

The First Supercomputer

R. Michael Hord



E8361806



Computer Science Press

1310

Copyright © 1982 Computer Science Press, Inc.

Printed in the United States of America.

All rights reserved. No part of this book may be reproduced in any form, including photostat, microfilm, and xerography, and not in information storage and retrieval systems, without permission in writing from the publisher, except by a reviewer who may quote brief passages in a review or as provided in the Copyright Act of 1976.

*Computer Science Press*  
*11 Taft Court*  
*Rockville, MD 20850 U.S.A.*

1 2 3 4 5 6

87 86 85 84 83 82

# **Library of Congress Cataloging in Publication Data**

Hord, R. Michael, 1940-  
 The Illiac IV, the first supercomputer.

Includes bibliographical references.

1. Illiac computer. I. Title.

|                    |        |          |
|--------------------|--------|----------|
| QA76.8.I5H67       | 001.64 | 81-19437 |
| ISBN 0-914894-71-4 |        | AACR2    |

# **THE ILLIAC IV**

**The First Supercomputer**

## **BOOKS OF INTEREST**

**WAYNE AMSBURY**

*Structured BASIC and Beyond*

**M. CARBERRY, H. KHALIL, J. LEATHRUM, and L. LEVY**

*Foundations of Computer Science*

**W. FINDLAY and D. WATT**

*Pascal: An Introduction to Methodical Programming*

**HAROLD LAWSON**

*Understanding Computer Systems*

**DAVID LEVY**

*Chess and Computers*

**D. LEVY and M. NEWBORN**

*More Chess and Computers*

**TOM LOGSDON**

*Computers and Social Controversy*

**I. POHL and A. SHAW**

*The Nature of Computation: An Introduction to Computer Science*

**DONALD D. SPENCER**

*Computers in Number Theory*

## Acknowledgements

CHRIS JESSHOPE  
MEL PIRTLE  
AL BIRHOLTZ  
RICHARD HALE  
ANDERS FIELD  
FANIS ECONOMIDIS  
S. KOVACS  
K.G. STEVENS  
ED STERNBERG  
C.T. MARKEE  
HOWARD FALK  
DANIEL SLOTNICK  
R. GEMOETS  
M. OZGA  
F.T. LUK  
D.H. LEHMER  
A.S. HOPKINS  
J. LEVESQUE  
WIN BERNHARD  
PAT HISS  
R.A. GUSTAFSON  
L. BRIGHT  
M. SMITH  
C. ROMNEY  
D.H. LAWRIE  
F. REINHARDT  
L.L. REED  
D.R. HENDERSON  
R.S. ROGALLO  
J.L. STEGER  
H.E. BAILEY  
R.H. MILLER  
S. TULLOH  
D.K. STEVENSON  
G. FEIERBACH  
A. KERR

## Table of Contents

|   | <u>Page</u> |
|---|-------------|
| List of Figures   | viii        |
| List of Tables  | xi          |
| ACKNOWLEDGMENTS   | xii         |
| I. INTRODUCTION   | 1           |
| II. BACKGROUND  | 3           |
| A. History  | 3           |
| 1. The Design Concept   | 4           |
| 2. Implementation Difficulties                                  | 8           |
| B. Current Status   | 16          |
| III. THE COMPUTER   | 18          |
| A. The System   | 20          |
| 1. Introduction   | 20          |
| 2. Overview of the IAC Computational Facility                   | 21          |
| 3. System Description   | 25          |
| 4. Operational System Hardware                                  | 33          |
| B. The Illiac IV  | 42          |
| 1. Introduction to Parallelism                                  | 42          |
| 2. Major Constituents   | 47          |
| 3. Detail Discussion  | 49          |
| C. Overlap  | 53          |
| 1. Introduction   | 54          |
| 2. Instructional Flow   | 55          |
| 3. FINST Overlap  | 58          |
| 4. Coding for Overlap Mode                                      | 65          |
| 5. Evaluation of the Illiac IV in Non-Overlap and Overlap Modes | 70          |
| D. Performance  | 72          |
| IV. PROGRAMMING   | 82          |
| A. The CFD Language   | 84          |
| 1. Introduction   | 84          |
| 2. History  | 87          |
| 3. The Language   | 88          |
| 4. The Translators  | 93          |
| 5. Conclusions  | 93          |
| B. The GLYPNIR Language   | 94          |
| 1. Introduction   | 94          |
| 2. Variables  | 96          |

|  | <u>Page</u> |
|--|-------------|
| 3. Storage Control   | 98          |
| 4. Control Statements  | 101         |
| 5. Example   | 104         |
| 6. Miscellaneous   | 105         |
| 7. Discussion  | 106         |
| 8. Conclusions   | 108         |
| C. Language Review   | 111         |
| 1. Introduction  | 111         |
| 2. Computational Model Presented to the User   | 113         |
| 3. Vector and Array Processing   | 115         |
| 4. Scalar Processing   | 118         |
| 5. Control Structures  | 119         |
| 6. Input/Output  | 120         |
| 7. Program Development and Maintenance   | 121         |
| 8. Closing Remarks   | 122         |
| V. APPLICATIONS  | 123         |
| A. Summary   | 126         |
| 1. Computational Fluid Dynamics  | 126         |
| 2. On-Orbit Satellite Support  | 128         |
| 3. Physics/Chemistry/Mathematics   | 128         |
| 4. Seismic   | 129         |
| 5. Signal/Image Processing   | 130         |
| 6. Weather/Climate Simulation  | 133         |
| B. Computational Fluid Dynamics  | 134         |
| 1. Parallel Computation of Unsteady, 3-D, Chemically Reacting, Nonequilibrium Flow Using a Time-Split, Finite-Volume Method on the Illiac IV | 137         |
| 2. An Illiac Program for the Numerical Simulation of Homogeneous Incompressible Turbulence   | 159         |
| 3. TRIOL IV, a Three-Dimensional Hydrodynamics Code for the Illiac IV Computer   | 173         |
| C. Image Processing  | 184         |
| 1. Image Line Detection on the Illiac by Hough Transform   | 185         |
| 2. Use of Illiac IV in Analysis of Landsat Satellite Data  | 190         |
| 3. Image Skeletonizing on the Illiac   | 203         |
| 4. Two-Dimensional Hadamard Transform on the Illiac IV   | 207         |
| 5. SAR Digital Processing Research   | 212         |
| D. Mathematics   | 215         |
| 1. Computing the Singular Value Decomposition on the Illiac IV   | 216         |
| 2. Exploitation of Parallelism in Number Theoretic and Combinatorial Computation   | 244         |



|  | <u>Page</u> |
|--|-------------|
| E. Seismic   | 255         |
| 1. A Three-Dimensional Finite Difference<br>Code for Seismic Analysis on the Illiac<br>IV Parallel Processor | 256         |
| 2. Seismic Data Processing   | 264         |
| F. Astronomy   | 293         |
| 1. Three-Dimensional Galaxy Simulations  | 294         |
| VI. COMMENTARY   | 304         |
| A. Comments on Some Case Studies   | 305         |
| B. Assessing the Illiac for Wind Tunnel<br>Simulations   | 311         |
| C. Illiac Instruction Speedup  | 318         |
| D. The Effects of the Illiac IV System on<br>Computing Technology  | 323         |
| APPENDIX   |             |
| ASK - The Illiac Assembly Language   | 329         |
| SOURCES  | 349         |

## List of Figures

| <u>Number</u> | <u>Title</u>   | <u>Page</u> |
|---------------|--|-------------|
| 2.1           | Conventional computer architecture                                 | 6           |
| 2.2           | Parallel organization of Illiac IV                                 | 6           |
| 2.3           | Illiac IV routing paths  | 7           |
| 2.4           | Long view of Illiac IV   | 17          |
| 2.5           | Rear view of Illiac IV   | 17          |
| 2.6           | IAC computer room  | 17          |
| 2.7           | Internal view of Illiac IV   | 17          |
| 3.1           | The IAC system   | 22          |
| 3.2           | Illiac IV system memory hierarchy                                  | 22          |
| 3.3           | Simplified diagram of the Illiac IV                                | 24          |
| 3.4           | PEM to Illiac IV data transfers                                    | 24          |
| 3.5           | Simplified IAC system block diagram                                | 27          |
| 3.6           | Block diagram of Illiac I/O subsystem                              | 30          |
| 3.7           | B6700 configuration diagram  | 34          |
| 3.8           | Conceptual architecture of Illiac IV                               | 43          |
| 3.9           | Detailed view of rowsum operation                                  | 45          |
| 3.10          | Simplified CU block diagram  | 48          |
| 3.11          | Illiac IV functional block diagram                                 | 48          |
| 3.12          | Illiac IV system block diagram                                     | 50          |
| 3.13          | Block diagram of control unit                                      | 52          |
| 3.14          | Illiac IV control unit elements                                    | 56          |
| 3.15          | FINST/PE instruction classification and sequencing                 | 59          |
| 3.16          | FINST block diagram  | 61          |
| 3.17          | Simplified PE block diagram  | 64          |
| 3.18          | Non-overlap timing   | 65          |
| 3.19          | Overlap timing   | 66          |
| 3.20          | Overlap timing, record sequence                                    | 66          |
| 3.21          | Loop time comparisons  | 66          |
| 3.22          | Example #2 overlap code  | 67          |
| 3.23          | Loop times   | 68          |
| 3.24          | PEM resident scalars   | 68          |
| 3.25          | CU resident scalars  | 69          |
| 3.26          | Performance of various supercomputers on the operation $V=A*(B+C)$ | 72          |
| 4.1           | Illiac IV block diagram  | 85          |
| 4.2           | Word, sword and slice  | 95          |
| 4.3           | Diagonal slice   | 97          |

| Number | Title   | Page |
|--------|---|------|
| 4.4    | Example of pointer structure  | 100  |
| 4.5    | A 3x3 matrix stored in a four-unit memory system                    | 107  |
| 4.6    | One-skew storage  | 107  |
| 5.1    | Wind tunnel testing time  | 135  |
| 5.2    | A typical computational cell $i, j, k$                              | 143  |
| 5.3    | Mesh geometry determined by a series of nested cones                | 147  |
| 5.4    | Partitioning the shock layer into finite volumes                    | 147  |
| 5.5a   | The cone coordinate surface   | 151  |
| 5.5b   | The shell coordinate surface  | 151  |
| 5.6    | Program flow chart  | 152  |
| 5.7    | Enthalpy error measure  | 154  |
| 5.8    | Shock-wave location   | 154  |
| 5.9    | Contours on axis normal plane 1.6m from nose                        | 154  |
| 5.10   | Scales of motion $R_1, R_2, R_3$                                    | 161  |
| 5.11   | Scales of motion: energetic, inertial, dissipation                  | 161  |
| 5.12   | Simulation program  | 161  |
| 5.13   | Flowchart of a typical cycle of TRIOL IV                            | 176  |
| 5.14   | Grid Subdivisions   | 177  |
| 5.15   | Organization on Disc of data for TRIOL IV calculation on the Illiac | 179  |
| 5.16   | Peak shock pressure versus time                                     | 182  |
| 5.17   | Hough transform geometry  | 186  |
| 5.18a  | Grid pattern input  | 187  |
| 5.18b  | Hough transform of grid pattern                                     | 188  |
| 5.19   | Pixel data file   | 196  |
| 5.20   | Pixel data on PE  | 196  |
| 5.21   | Input file for weighted clustering                                  | 198  |
| 5.22   | Condensing eight channel data                                       | 201  |
| 5.23   | Pixel neighbor diagram  | 204  |
| 5.24   | Input image   | 205  |
| 5.25   | Picture after 1 iteration   | 205  |
| 5.26   | Picture after 2 iterations  | 206  |
| 5.27   | Picture after 3rd and final iteration                               | 206  |
| 5.28   | Hadamard transform waveforms  | 209  |
| 5.29   | Input array   | 210  |
| 5.30   | Hadamard transform of Figure 5.29                                   | 210  |
| 5.31   | SAR geometry  | 214  |
| 5.32   | Algorithm with branching  | 254  |
| 5.33   | Algorithm with branching removed                                    | 254  |
| 5.34   | I4TRES geometry   | 258  |
| 5.35   | Suggested data schemes for convolution-recursive filtering          | 269  |
| 5.36   | Suggested data schemes for beamforming                              | 271  |
| 5.37   | Suggested data schemes for matched filtering                        | 274  |
| 5.38   | Suggested data schemes for PHILTRE                                  | 277  |
| 5.39   | Computation of maximum likelihood f-k spectra                       | 279  |

x List of Figures

| <u>Number</u> | <u>Title</u>  | <u>Page</u> |
|---------------|---|-------------|
| 5.40          | SDAC lowrate tape format                                    | 282         |
| 5.41          | Input format for FKCOMB                                     | 285         |
| 5.42          | Memory allocation   | 299         |
| 5.43          | Development of particle configurations                      | 301         |
| 6.1           | Improvements in numerical methods                           | 314         |
| 6.2           | Comparision of Illiav IV and CDC 7600<br>computation speeds | 317         |

## List of Tables

| <u>Number</u> | <u>Title</u>  | <u>Page</u> |
|---------------|---|-------------|
| 3.1           | Comparison of Illiac and CDC 7600 execution times     | 71          |
| 3.2           | Vector operation timings                              | 73-81       |
| 5.1           | TRIOIL IV tabulated data                              | 181         |
| 5.2           | Tabulated comparison of peak pressure versus time     | 182         |
| 6.1           | Stages of approximation in computational aerodynamics | 313         |

# I. Introduction

The Illiac IV was the first large scale array computer. As the forerunner of today's advanced computers, it brought whole classes of scientific computations into the realm of practicality. Conceived initially as a grand experiment in computer science, the revolutionary architecture incorporated both a high level of parallelism and pipelining.

After a difficult gestation, the Illiac IV became operational in November 1975. It has for a decade been a substantial driving force behind the development of computer technology. Today the Illiac IV continues to service large-scale scientific application areas including computational fluid dynamics, seismic stress wave propagation modeling, climate simulation, digital image processing, astrophysics, numerical analysis, spectroscopy and other diverse areas.

This volume brings together previously published material, adapted in an effort to provide the reader with a perspective on the strengths and weaknesses of the Illiac IV and the impact this unique computational resource has had on the development of technology. The history and current status of the Illiac system, the design and architecture of the hardware, the programming languages, and a considerable sampling of applications are all covered at some length. A final section is devoted to commentary.

The story of the Illiac IV is also in part the story of the Institute for Advanced Computation. This is the government organization formed in 1971 by the Defense Advanced Research Projects Agency and the National Aeronautics and Space Administration Ames Research Center to develop and operate this computer. The Institute provides access to the Illiac through a connection to the ARPANET, a national communication network. The Institute also performs software development, maintenance, and research in various advanced computation topics.

Considerable effort has been invested by the Institute in documenting the evolution of the Illiac system and providing those publications to the user community. Frankly, this material has experienced quite limited circulation and to most of the computer world the Illiac remains mysterious. This attitude is fostered by the lack of a thoroughgoing summary of the Illiac's environment, design and capabilities. It is in response to that information gap that this book is addressed.

The Illiac IV consists of a single control unit that broadcasts instructions to sixty-four processing elements operating in lock step.

## 2 Introduction

Each of these processing elements has a working memory of 2K sixty-four bit words. The main memory of the Illiac is implemented in disk with a capacity of eight million words and with a transfer rate of five hundred megabaud. Arithmetic can be performed in 64, 32 or 8 bit mode. In 32 bit mode, on algorithms well suited to the parallel architecture, the Illiac performs at a rate of 300 million instructions per second. Although it uses electronics from the late 1960's, for certain classes of important problems, the Illiac remains the fastest computer to date.

This book is written primarily for computer professionals. Certainly a much wider audience of engineers, scientists, students, program managers and laymen interested in this dynamic technology will find much to engage them. Some sections, however, include considerable detail and assume a fairly sophisticated background in computer science.

## II. Background

### A. History

The Illiac IV story begins in the mid-1960's. Then, as now, the computational community had requirements for machines much faster and with more capacity than were available. Large classes of important calculational problems were outside the realm of practicality because the most powerful machines of the day were too slow by orders of magnitude to execute the programs in plausible time. These applications included ballistic missile defense analyses, reactor design calculations, climate modelling, large linear programming, hydrodynamic simulations, seismic data processing, and a host of others.

This demand for higher speed computation began in this time frame to encounter the ultimate limitation on the computing speed theoretically achievable with sequential machines. This limitation is the speed at which a signal can be propagated through an electrical conductor. This upper limit is somewhat less than the speed of light, 186,000 miles per second. At this speed the signal travels less than a foot in a nanosecond. Through miniaturization the length of the interconnecting conductors had already been reduced substantially. Integrated circuits containing transistors packed to a density of several thousand per square inch helped greatly. But the law of diminishing returns had set in.

Designers realized that new kinds of logical organization were needed to break through the speed of light barrier to sequential computers. The response to this need was the parallel architecture. It was not the only response. Another architectural approach that met with some success is overlapping or pipelining wherein an assembly line process is set up for performing sequential operations at different stations within the computer in much the way an automobile is fabricated. The Illiac IV incorporates both of these architectural features.

The first section of this chapter introduces the design concept in somewhat more detail. This detail will be elaborated in the course of the book. The design concepts were enormously innovative when the Illiac project was undertaken. It was the first of what today have come to be called supercomputers.

The second section of this chapter is based on an article by Howard Falk that appeared in the IEEE Spectrum,\* October, 1976. It provides chapter and verse in describing the horrendous problems that were overcome in making the Illiac IV a reality.

[\*©1976 IEEE. Reprinted with permission from IEEE Spectrum.]



## 1. The Design Concept

The Illiac IV computer is the fourth of a series of advanced computers designed and developed at the University of Illinois, and this accounts for the origin of its name. Its predecessors include a vacuum tube machine completed in 1952 (11,000 operations per second), a transistor machine completed in 1963 (500,000 operations per second) and a 1966 machine designed for automatic scanning of large quantities of visual data. The Illiac IV is a parallel processor in which 64 separate computers work in tandem on the same problem. This parallel approach to computation allows the Illiac IV to achieve up to 300 million operations per second.

Conventional computers solve problems by a series of sequential steps in much the way an individual mathematician would solve the same problem. In a parallel processor, however, many computations can be performed simultaneously; on the Illiac IV for example, 64 calculations are done at once.

If the problem at hand is to calculate the price earnings ratio for the stock of a corporation, parallelism is of no advantage since the problem cannot be broken into pieces that the separate processors can address independently. Hence 64 mathematicians can solve the problem no faster than one mathematician. If, on the other hand, the problem is to calculate the average price earnings ratio for all of the stocks listed on the New York Stock Exchange, then by assigning the calculation of the different ratios to different mathematicians, a productive division of labor is achieved and the result is obtained more quickly than one mathematician could obtain it sequentially.

Fortunately, a very large fraction of the world's scientific computational problems satisfy this parallelism requirement. For these problems that are suitable for implementation on the Illiac, very handsome run-time reduction factors have been achieved.

The father of the Illiac IV was Professor Daniel Slotnick who conceived the machine in the mid-1960's. The development was sponsored by the Defense Advanced Research Projects Agency. Subsystems for the Illiac were manufactured in a number of facilities throughout the U.S. These subsystems were then shipped to the Burroughs Corporation in Paoli, Pennsylvania for final assembly. The Illiac was delivered to the NASA Ames Research Center south of San Francisco in 1971.

The logical design of the Illiac IV is patterned after the Solomon computers. Prototypes of these were built in the early 1960's by the Westinghouse Electric Company. This type of computer architecture is