
VLSI CAD Tools and Applications

**Wolfgang Fichtner
Martin Morf**



Kluwer Academic Publishers

TN47

F445

不外借

8860435

VLSI CAD TOOLS AND APPLICATIONS

edited by

**Wolfgang Fichtner
Martin Morf**

Institute for Integrated Systems
Swiss Federal Institute of Technology
Zurich, Switzerland



E8860435



KLUWER ACADEMIC PUBLISHERS
Boston/Dordrecht/Lancaster

Distributors for North America:

Kluwer Academic Publishers
101 Philip Drive
Assinippi Park
Norwell, MA 02061, USA

Distributors for the UK and Ireland:

Kluwer Academic Publishers
MTP Press Limited
Falcon House, Queen Square
Lancaster LA1 1RN, UNITED KINGDOM

Distributors for all other countries:

Kluwer Academic Publishers Group
Distribution Centre
Post Office Box 322
3300 AH Dordrecht, THE NETHERLANDS

Library of Congress Cataloging-in-Publication Data

VLSI CAD tools and applications.

(The Kluwer international series in engineering and computer science ; SECS 24)

Papers presented at a summer school held from July 21 to Aug. 1, 1986 at Beatenberg, Switzerland.

Includes bibliographies.

1. Integrated circuits—Very large scale integration—Design and construction—Data processing.

2. Computer-aided design. I. Fichtner, Wolfgang.

II. Morf, Martin. III. Series

TK7874.V5572 1987 621.395 86-21148

ISBN 0-89838-193-2

Copyright © 1987 by Kluwer Academic Publishers

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher, Kluwer Academic Publishers, 101 Philip Drive, Assinippi Park, Norwell, Massachusetts 02061.

Printed in the United States of America

VLSI CAD TOOLS AND APPLICATIONS

**THE KLUWER INTERNATIONAL SERIES
IN ENGINEERING AND COMPUTER SCIENCE**

**VLSI, COMPUTER ARCHITECTURE AND
DIGITAL SIGNAL PROCESSING**

Consulting Editor

Jonathan Allen

Other books in the series:

Logic Minimization Algorithms for VLSI Synthesis, R.K. Brayton,
G.D. Hachtel, C.T. McMullen, and A.L. Sangiovanni-Vincentelli.
ISBN 0-89838-164-9.

Adaptive Filters: Structures, Algorithms, and Applications, M.L. Honig
and D.G. Messerschmitt. ISBN: 0-89838-163-0.

Computer-Aided Design and VLSI Device Development, K.M. Cham,
S.-Y. Oh, D. Chin and J.L. Moll. ISBN 0-89838-204-1.

*Introduction to VLSI Silicon Devices: Physics, Technology and
Characterization*, B. El-Kareh and R.J. Bombard.
ISBN 0-89838-210-6.

Latchup in CMOS Technology: The Problem and Its Cure,
R.R. Troutman. ISBN 0-89838-215-7.

Digital CMOS Circuit Design, M. Annaratone. ISBN 0-89838-224-6.

The Bounding Approach to VLSI Circuit Simulation, C.A. Zukowski.
ISBN 0-89838-176-2.

Multi-Level Simulation for VLSI Design, D.D. Hill, D.R. Coelho.
ISBN 0-89838-184-3.

Relaxation Techniques for the Simulation of VLSI Circuits, J. White and
A. Sangiovanni-Vincentelli. ISBN 0-89838-186-X.

PREFACE

The summer school on *VLSI CAD Tools and Applications* was held from July 21 through August 1, 1986 at Beatenberg in the beautiful Bernese Oberland in Switzerland. The meeting was given under the auspices of IFIP WG 10.6 VLSI, and it was sponsored by the Swiss Federal Institute of Technology Zurich, Switzerland. Eighty-one professionals were invited to participate in the summer school, including 18 lecturers. The 81 participants came from the following countries: Australia (1), Denmark (1), Federal Republic of Germany (12), France (3), Italy (4), Norway (1), South Korea (1), Sweden (5), United Kingdom (1), United States of America (13), and Switzerland (39).

Our goal in the planning for the summer school was to introduce the audience into the realities of CAD tools and their applications to VLSI design. This book contains articles by all 18 invited speakers that lectured at the summer school. The reader should realize that it was not intended to publish a textbook. However, the chapters in this book are more or less self-contained treatments of the particular subjects. Chapters 1 and 2 give a broad introduction to VLSI Design. Simulation tools and their algorithmic foundations are treated in Chapters 3 to 5 and 17. Chapters 6 to 9 provide an excellent treatment of modern layout tools. The use of CAD tools and trends in the design of 32-bit microprocessors are the topics of Chapters 10 through 16. Important aspects in VLSI testing and testing strategies are given in Chapters 18 and 19.

We would like to thank all of the invited speakers for the time and effort they had to invest into the preparation of their talks and papers. It would have been impossible to organize the summer school and to edit this book without the help of the members of the Institute of Integrated Systems at the Swiss Federal Institute of Technology Zurich. In particular, we would like to thank L. Heusler, Dr. H. Kaeslin, P. Lamb, R. Meyer, and M. Rath for their assistance. Dr. A. Aemmer was especially helpful in the planning and organization. He deserves special credit for the success of the meeting and the existence of this book. Mrs. Bourquin was a perfect summer school secretary. It was a special pleasure to work with Carl Harris from Kluwer Publishing in the preparation of this book.

W. Fichtner M. Morf

8860435

TABLE OF CONTENTS

	Preface	xi
1	VLSI Design Strategies <i>C. Séquin</i>	1
	1.1 Introduction	1
	1.2 VLSI Complexity	1
	1.3 The Design Spectrum	3
	1.4 The Role of CAD Tools	5
	1.5 The Role of the Designer	8
	1.6 The Synthesis Project at Berkeley	11
	1.7 Conclusions	15
	1.8 References	16
2	Introduction to VLSI Design <i>J. Allen</i>	19
	2.1 Introduction	19
	2.2 The MOS Transistor	20
	2.3 Inverter Circuits	26
	2.4 Generalized Inverter Circuits	31
	2.5 Transmission Gates	33
	2.6 Full Adders	36
	2.7 Programmed Logic Arrays	38
	2.8 Clocked Circuits	39
	2.9 Finite-State Machines	45
	2.10 Integrated Circuit Fabrication	47
	2.11 Design Rules	52
	2.12 References	54
3	Simulation Tools for VLSI <i>C. J. Terman</i>	57
	3.1 Introduction	57
	3.2 Circuit-Level Simulation	60
	3.3 A Linear Model for MOS Networks	67
	3.4 A Switch Model for MOS Networks	76
	3.5 Gate-Level Simulation	97
	3.6 References	100



4	Aspects of Computational Circuit Analysis	105
	<i>W. M. Coughran Jr., E. Grosse and D. J. Rose</i>	
4.1	Introduction	105
4.2	Formulation of the Circuit Equations	106
4.3	Table Representations of Devices	110
4.4	Linear Algebra Techniques	112
4.5	Newton-Like Methods	113
4.6	Continuation Methods	116
4.7	Time-integration Schemes	118
4.8	Macromodeling of Circuits	121
4.9	References	125
5	VLSI Circuit Analysis, Timing Verification and Optimization	129
	<i>A. E. Ruehli and D. L. Ostapko</i>	
5.1	Introduction	130
5.2	Circuit Analysis	131
5.3	Timing Verification	134
5.4	Circuit Optimization	136
5.5	References	141
6	CAD Tools for Mask Generation	147
	<i>J. B. Rosenberg</i>	
6.1	Introduction	148
6.2	Advantages	153
6.3	Mechanisms	155
6.4	ABCD	160
6.5	Design Capture	182
6.6	Compaction	198
6.7	Technology Encapsulation	206
6.8	Software Engineering	210
7	Design and Layout Generation at the Symbolic Level	213
	<i>C. Séquin</i>	
7.1	Introduction	213
7.2	The Role of Symbolic Representation	214
7.3	EDISTIX	216
7.4	TOPOGEN	221

7.5	ZORRO	224
7.6	Conclusions	230
7.7	Acknowledgements	230
7.8	References	230
8	Overview of the IDA System: A Toolset for VLSI Layout Synthesis	233
	<i>D. D. Hill, K. Keutzer and W. Wolf</i>	
8.1	Introduction and Background	233
8.2	Key Ideas in IDA	234
8.3	IMAGES: a Symbolic, Constraint-Based Generator Design Language	235
8.4	Compaction and Assembly	244
8.5	Layout Synthesis	248
8.6	Other Tools and Features of IDA	255
8.7	Summary	260
8.8	References	261
9	CAD Programming in an Object Oriented Programming Environment	265
	<i>J. Cherry</i>	
9.1	Introduction	265
9.2	The Programming Environment	268
9.3	The Organization of NS	275
9.4	Design Verification in NS	279
9.5	Physical Design in NS	282
9.6	History and Results	292
9.7	References	292
10	Trends in Commercial VLSI Microprocessor Design	295
	<i>N. Tredennick</i>	
10.1	Introduction	296
10.2	Historical Design Practice	296
10.3	Current Design Practice Details	306
10.4	Future Designs	311
10.5	Forecast	313
10.6	Summary	322
10.7	References	323

11	Experience with CAD Tools for a 32-Bit VLSI Microprocessor	327
	<i>D. R. Ditzel and A. D. Berenbaum</i>	
11.1	Introduction	327
11.2	Top Down Simulation	327
11.3	The Interpreter	328
11.4	Architectural Simulator	328
11.5	Functional Simulator	328
11.6	Schematic Logic Drawings: Draw	331
11.7	Switch Level Simulation: Soisim	335
11.8	Backporting: Switch Level Simulation Without Vector Files	336
11.9	Layout Tools: Mulga	337
11.10	Circuit Extraction: Goalie	340
11.11	Netlist Comparison: Gemini	341
11.12	Timing Analysis: ADVICE and Leadout	342
11.13	Naming Conventions	344
11.14	Control the Source Code	346
11.15	UNIX	346
11.16	Some Statistics	347
11.17	Weak Spots	348
11.18	Results	348
11.19	Conclusion	349
11.20	References	350
12	Overview of a 32-Bit Microprocessor Design Project	351
	<i>P. Bosshart</i>	
12.1	Introduction	351
12.2	Processor Description	352
12.3	High Level Decisions and Influences	354
12.4	Design Tools	355
12.5	Division of Labor	370
12.6	Problems	375
12.7	Important Results and Conclusions	378
12.8	References	380

13	Architecture of Modern VLSI Processors	381
	<i>P. M. Lu, D. E. Blahut and K. S. Grant</i>	
13.1	Introduction	381
13.2	Microprocessor Architecture Design Considerations	382
13.3	Memory Management Architectures	397
13.4	Memory Interfacing Peripherals	400
13.5	Summary	400
13.6	Acknowledgments	400
13.7	References	401
14	A Comparison of Microprocessor Architectures in View of Code Generation by a Compiler	407
	<i>N. Wirth</i>	
14.1	Introduction	407
14.2	The Target Architectures and Their Instruction Formats	409
14.3	Code Generation	413
14.4	Measurements	421
14.5	Conclusions	425
14.6	References	427
15	Fault Tolerant VLSI Multicomputers	429
	<i>C. Séquin and Y. Tamir</i>	
15.1	Introduction	429
15.2	Fault Tolerance	431
15.3	Self-Checking Nodes	432
15.4	Defects and Faults in VLSI	434
15.5	Self-Testing Comparators in VLSI	435
15.6	Implementation Issues	439
15.7	System Level Protocols	443
15.8	Conclusions	446
15.9	References	447
16	The VLSI Design Automation Assistant: An IBM System/370 Design	451
	<i>T. J. Kowalski</i>	
16.0	Introduction	451
16.1	Conception	452
16.2	Birth	454
16.3	First Steps	457

16.4	The IBM System/370 Experiment	461
16.5	Summary	473
16.6	References	473
17	Higher Level Simulation and CHDLs	475
	<i>R. W. Hartenstein and U. Welters</i>	
17.1	Introduction: Why CHDLs?	476
17.2	Early Phases of the Design Process	477
17.3	Introducing a CHDL and Its Use	480
17.4	CHDL-based Design Environments	489
17.5	Conclusions	496
17.6	Literature	497
18	New Trends in VLSI Testing	501
	<i>G. Saucier, C. Bellon and M. Crastes de Paulet</i>	
18.1	Introduction	501
18.2	The Test Assembler	505
18.3	The Test Advisor	510
18.4	Interface with the General Data Base	511
18.5	Conclusion	512
18.6	References	512
19	VLSI Testing: DFT Strategies and CAD Tools	515
	<i>M. Gerner and M. Johansson</i>	
19.1	Introduction	515
19.2	DFT Strategies	516
19.3	CAD-Tools	531
19.4	Conclusions	546
19.5	Literature	547

1

VLSI DESIGN STRATEGIES

Carlo H. Séquin

Computer Science Division
Electrical Engineering and Computer Sciences
University of California, Berkeley, CA 94720

ABSTRACT

The growing complexity of VLSI chips creates a need for better CAD tools and data management techniques. The rapidly changing nature of the field requires a modular toolbox approach — rather than a fixed monolithic design system — and the involvement of the designer in the tool-building process. A short overview over the Berkeley design environment and our recent Synthesis Project is also given.

1. INTRODUCTION

Very large scale integration (VLSI) has made it economically viable to place several hundred thousand devices on a single chip, and the technological evolution will continue to increase this number by more than an order of magnitude within a decade. While the limits on chip growth imposed by technology and materials are still another three orders of magnitude away,¹ the design of the present-day chips already causes tremendous problems. G. Moore coined the term “complexity barrier”.² This is the major hurdle faced today in the construction of ever larger integrated systems. In Section 2 the nature of the VLSI complexity problem will be discussed.

In order to deal with this complexity and to exploit fully the technological potential of VLSI, some structure has to be introduced into the design process; the resulting design styles are reviewed in Section 3, and the general nature of the VLSI design process is discussed. The size of the task is such that it cannot be done without tools; new tools and new ways of managing the information associated with the design of a VLSI chip must be developed (Section 4). This changes the role of the designer (Section 5).

Section 6 illustrates with the example of the Berkeley Synthesis Project how we think the art of VLSI design is going to evolve.

2. VLSI COMPLEXITY

In the early 1980's. VLSI complexity became a hot topic for concern and discussion.³ This may appear surprising if one compares the complexity of the chips of that period with other technological structures that mankind has built in the

past. Certainly the number of components on a VLSI chip does not exceed the number of parts in a telephone switching station or in the space shuttle, and mainframe computers with an even larger number of transistors have been built for at least a decade before they were integrated onto a chip. System complexity should not differ markedly whether a circuit is contained within a cabinet, on a printed circuit board, or on a single silicon chip.

It is the "large", potentially unstructured space of the VLSI chip that causes the concern. Nobody would dare to insert a million discrete devices into a large chassis using discrete point-to-point wiring. Large systems built from discrete devices are broken down into sub-chassis, mother-boards, and module-boards carrying the actual components. This physical partitioning encourages careful consideration of the logical partitioning and of the interfaces between the modules at all levels of the hierarchy. Since such systems are typically designed by large teams, early top-down decisions concerning the partitioning and the interfaces must be made and enforced rather rigidly — for better or for worse. This keeps the total complexity in the scope of each individual designer limited in magnitude, and thus manageable.

VLSI permits the whole system to be concentrated in a basically unstructured domain of a single silicon chip which does not *a priori* force any partitioning or compartmentalization. On the positive side, this freedom may be exploited for significant performance advantages. On the negative side, it may result in a dangerous situation where the complexity within a large, unstructured domain simply overwhelms the designer.

A similar crisis was faced by software engineers when unstructured programs started to grow to lengths in excess of 10,000 lines of code. The crisis was alleviated by the development of suitable design methodologies, structuring techniques, and documentation styles. Many of the lessons learned in the software domain are also applicable to the design of VLSI systems.³

Furthermore, the field of VLSI is rather interdisciplinary in nature. To achieve optimal results, we need a tight interaction of algorithms, architecture, circuit design, IC technology, etc. However, designers who are experts in all these fields are rarely found. How can ordinary mortals attempt to do a reasonable VLSI design? Here again, suitable abstractions have to be found, so that the details of processing are hidden from the layout designer, and the details of the circuit implementation are hidden from the microarchitect. Models that are accurate enough to permit sound decisions based on them need to be created, and clean interfaces between the various domains of responsibility need to be defined. For instance, the semantic meaning of the geometry specified in a layout has to be defined carefully: Is this the geometry of the fabrication masks? Is this the desired pattern on the silicon chip? Or is this a symbolic representation of some of the desired device parameters? These questions still lead to much discussion and often to bad chips. The emergence of silicon brokerage services such as MOSIS⁴ has forced clarification of many of these issues.

3. THE DESIGN SPECTRUM

To make the task of filling the void on a VLSI chip manageable, some widely accepted abstractions have emerged that lead to a hierarchy (or rather a multidimensional space) of *views* of a particular design. The different representations generally address different concerns. A typical list of design levels and of the concerns they address is shown in Table 1.

Design Level	Concerns Addressed
Behavior	Functionality
Functional blocks, Linked module abstraction ⁵	Resource allocation sequencing, causality
Register-transfer level Clocked register and logic ⁵	Testability timing, synchronization
Gate Level, Clocked primitive switches ⁵	Implementation with proper digital behavior
Circuit Level	Performance, noise margins
Sticks Level	Layout topology
Mask Geometry	Implementation, yield

Table 1. *Levels of abstraction in chip design.*

The other saving notion is that of prefabricated parts. The same functions at various levels of the design space are needed again and again. Successful designs of frequently used parts can thus be saved in libraries for the reuse by many customers. The nature of these parts and the level to which they are predefined or even prefabricated leads to a variety of different design styles.

3.1. VLSI Design Styles

A large spectrum of possibilities for the design of a VLSI chip has evolved, offering wide ranges of expected turn-around time, resulting performance, and required design effort. Table 2 gives a strongly simplified view of the spectrum of possibilities.

On one end of the spectrum are the Gate Array and Standard Cell technologies. Predesigned logic cells at the SSI and MSI level permit the engineers to use functional blocks that they are already familiar with from TTL breadboard designs. The abstraction and prefabrication of these cells lead to minimal design effort and faster turn-around time but at the price of less functionality per chip and less performance for a given technology.

Method	Complexity	Effort	Main Strength	Automation
Gate Array	20,000	4-8 weeks	Fast changes	Yes
Standard Cell	40,000	4-8 weeks	Resuse of logic	Yes
Macro Cell	100,000	1-2 years	Good area use	Almost
Flexible Modules	200,000	1-2 years	High density	Almost
Standard Functions	200,000	2-8 years	Testability	Not yet
Optimized Layout	400,000	≥ 8 years	High performance	Not so soon

Table 2. *Styles of IC chip design.*

At the other end of the spectrum is the full custom chip in which all modules have been hand-designed with the utmost care for performance and density and have been integrated and packed onto the chip in a tailor-made fashion. This design style can lead to spectacular results in terms of functionality and performance of an individual chip, but it comes at the price of an exorbitant design effort.

Somewhere in the middle between these two extremes are mixed approaches in which the crucial cells have been hand-designed with great care — particularly the cells that are in the critical path determining performance and the cells that are used in large arrays, as they will make the dominant contribution to the size of the chip. Uncritical “glue” logic that is used only once may be generated by a program either in the form of a PLA or as a string of standard cells. These macro cells of varying sizes and shapes are then placed and wired by hand or by emerging CAD programs.⁶ This approach leads to higher densities than standard cells, since the degree of integration in the macro cells is typically higher and since a smaller amount of area is wasted in partly filled wiring channels. If the macro cells are procedurally generated and suitably parameterized so that they can be adjusted to the available space, even higher densities can be achieved. When properly used, these intermediate approaches can compete with a full custom design in terms of performance but typically result in a somewhat larger chip size.

Concerns of modularity and testability may outweigh aims for density and performance; functional modules designed for testability with clean interfaces are then used. This is in analogy to the use of properly abstracted and encapsulated software modules. This approach has started to gain acceptance also in VLSI. A good VLSI design environment will permit the designer to mix these various design styles in appropriate ways.

3.2. The Design Process

Even with an agreed-upon set of hierarchical levels, an extensive library of predefined parts, and a chosen design style, the design process can still be rather

involved. It is rarely a single forward pass through all the transformation steps that takes a high-level behavioral description through register-transfer and logic level descriptions into a symbolic representation capturing the topology and finally into a dense layout suitable for implementation with a particular technology (Table 1). The overall problem may be structured in a top down manner into simpler subtasks with clearly defined functions. But in parallel, designers intimately familiar with the implementation technology will explore good solutions for generic functions in the given technology in a bottom-up fashion. This effort will result in an understanding of what functions can best be implemented in this environment and produce a set of efficient building blocks.

Hopefully, the top-down decomposition and the bottom-up provision of solutions will meet in the middle and permit completion of the design. However, for a new technology, it is unlikely that this will happen on the first try. The natural building blocks must first be discovered; only then can the architectures be modified and partitioned appropriately. Thus there is an iteration of top-down and bottom-up moves in a Yo-Yo like fashion until the optimal path linking architecture to technology has been found.

It should also be pointed out that the design process is often a mixture of solid established procedures and of free associations and 'trial-and-error'. The guessing part plays a role in finding good partitioning schemes as well as in the definition of generic functions that might constitute worthwhile building block in the given technology. Proven checking methods are then used to evaluate objectively whether the guesses made are indeed usable: Is the decomposition functionally correct? Is it appropriate — or does it cut through some inner loop, causing unnecessary communications penalties? Are the building blocks of general use? How many algorithms, tasks, or architectures can actually make use of them? Is their performance reasonable?

In the next section we explore to what extent this design process can be supported by the computer, and for which part the human intelligence might be hard to replace.

4. THE ROLE OF CAD TOOLS

Good tools help man to achieve more, to obtain better results, or to reach given goals more effortlessly. VLSI design is no exception. I like to split the CAD tools useful in the design of ICs into five classes:

- 1) *Checking and Verification Tools* typically answer questions such as: Are there any errors? Are the connections between blocks consistent? Does this function behave as specified?
- 2) *Analysis Tools* tell the designer: How well does a particular approach work? How much power does this circuit consume? What is the worst case settling time?