




Auerbach Publications
Taylor & Francis Group

PACKET FORWARDING TECHNOLOGIES

WEIDONG WU



TN915.05
W959

PACKET FORWARDING TECHNOLOGIES

WEIDONG WU



E2008000248



Auerbach Publications

Taylor & Francis Group

New York London

CRC Press is an imprint of the
Taylor & Francis Group, an **informa** business

Auerbach Publications
Taylor & Francis Group
6000 Broken Sound Parkway NW, Suite 300
Boca Raton, FL 33487-2742

© 2008 by Taylor & Francis Group, LLC
Auerbach is an imprint of Taylor & Francis Group, an Informa business

No claim to original U.S. Government works
Printed in the United States of America on acid-free paper
10 9 8 7 6 5 4 3 2 1

International Standard Book Number-13: 978-0-8493-8057-0 (Hardcover)

This book contains information obtained from authentic and highly regarded sources. Reprinted material is quoted with permission, and sources are indicated. A wide variety of references are listed. Reasonable efforts have been made to publish reliable data and information, but the author and the publisher cannot assume responsibility for the validity of all materials or for the consequences of their use.

No part of this book may be reprinted, reproduced, transmitted, or utilized in any form by any electronic, mechanical, or other means, now known or hereafter invented, including photocopying, microfilming, and recording, or in any information storage or retrieval system, without written permission from the publishers.

For permission to photocopy or use material electronically from this work, please access www.copyright.com (<http://www.copyright.com/>) or contact the Copyright Clearance Center, Inc. (CCC) 222 Rosewood Drive, Danvers, MA 01923, 978-750-8400. CCC is a not-for-profit organization that provides licenses and registration for a variety of users. For organizations that have been granted a photocopy license by the CCC, a separate system of payment has been arranged.

Trademark Notice: Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation without intent to infringe.

Library of Congress Cataloging-in-Publication Data

Wu, Weidong.
Packet forwarding technologies / by Weidong Wu.
p. cm.
Includes bibliographical references and index.
ISBN-13: 978-0-8493-8057-0
ISBN-10: 0-8493-8057-X
1. Packet switching (Data transmission) 2. Routers (Computer networks) I. Title.

TK5105.W83 2008
621.39'81--dc22

2007026355

Visit the Taylor & Francis Web site at
<http://www.taylorandfrancis.com>

and the Auerbach Web site at
<http://www.auerbach-publications.com>

PACKET FORWARDING TECHNOLOGIES

OTHER TELECOMMUNICATIONS BOOKS FROM AUERBACH

Architecting the Telecommunication Evolution: Toward Converged Network Services

Vijay K. Gurbani and Xian-He Sun
ISBN: 0-8493-9567-4

Business Strategies for the Next-Generation Network

Nigel Seel
ISBN: 0-8493-8035-9

Chaos Applications in Telecommunications

Peter Stavroulakis
ISBN: 0-8493-3832-8

Context-Aware Pervasive Systems: Architectures for a New Breed of Applications

Seng Loke
ISBN: 0-8493-7255-0

Fundamentals of DSL Technology

Philip Golden, Herve Dedieu, Krista S Jacobsen
ISBN: 0-8493-1913-7

Introduction to Mobile Communications: Technology, Services, Markets

Tony Wakefield, Dave McNally, David Bowler,
Alan Mayne
ISBN: 1-4200-4653-5

IP Multimedia Subsystem: Service Infrastructure to Converge NGN, 3G and the Internet

Rebecca Copeland
ISBN: 0-8493-9250-0

MPLS for Metropolitan Area Networks

Nam-Kee Tan
ISBN: 0-8493-2212-X

Performance Modeling and Analysis of Bluetooth Networks: Polling, Scheduling, and Traffic Control

Jelena Misic and Vojislav B Misic
ISBN: 0-8493-3157-9

A Practical Guide to Content Delivery Networks

Gilbert Held
ISBN: 0-8493-3649-X

Resource, Mobility, and Security Management in Wireless Networks and Mobile Communications

Yan Zhang, Honglin Hu, and Masayuki Fujise
ISBN: 0-8493-8036-7

Security in Distributed, Grid, Mobile, and Pervasive Computing

Yang Xiao
ISBN: 0-8493-7921-0

TCP Performance over UMTS-HSDPA Systems

Mohamad Assaad and Djamel Zeghlache
ISBN: 0-8493-6838-3

Testing Integrated QoS of VoIP: Packets to Perceptual Voice Quality

Vlatko Lipovac
ISBN: 0-8493-3521-3

The Handbook of Mobile Middleware

Paolo Bellavista and Antonio Corradi
ISBN: 0-8493-3833-6

Traffic Management in IP-Based Communications

Trinh Anh Tuan
ISBN: 0-8493-9577-1

Understanding Broadband over Power Line

Gilbert Held
ISBN: 0-8493-9846-0

Understanding IPTV

Gilbert Held
ISBN: 0-8493-7415-4

WiMAX: A Wireless Technology Revolution

G.S.V. Radha Krishna Rao, G. Radhamani
ISBN: 0-8493-7059-0

WiMAX: Taking Wireless to the MAX

Deepak Pareek
ISBN: 0-8493-7186-4

Wireless Mesh Networking: Architectures, Protocols and Standards

Yan Zhang, Jijun Luo and Honglin Hu
ISBN: 0-8493-7399-9

Wireless Mesh Networks

Gilbert Held
ISBN: 0-8493-2960-4

AUERBACH PUBLICATIONS

www.auerbach-publications.com

To Order Call: 1-800-272-7737 • Fax: 1-800-374-3401

E-mail: orders@crcpress.com

Preface

This book mainly targets high-speed packet networking. As Internet traffic grows exponentially, there is a great need to build multi-terabit Internet protocol (IP) routers. The forwarding engine in routers is the most important part of the high-speed router.

Packet forwarding technologies have been investigated and researched intensively for almost two decades, but there are very few appropriate textbooks describing it. Many engineers and students have to search for technical papers and read them in an *ad-hoc* manner. This book is the first that explains packet forwarding concepts and implementation technologies in broad scope and great depth.

This book addresses the data structure, algorithms, and architectures to implement high-speed routers. The basic concepts of packet forwarding are described and new technologies are discussed. The book will be a practical guide to aid understanding of IP routers.

We have done our best to accurately describe packet forwarding technologies. If any errors are found, please send an email to wuweidong@wust.edu.cn. We will correct them in future editions.

Audience

This book can be used as a reference book for industry people whose job is related to IP networks and router design. It is also intended to help engineers from network equipment and Internet service providers to understand the key concepts of high-speed packet forwarding. This book will also serve as a good text for senior and graduate students in electrical engineering, computer engineering, and computer science. Using it, students will understand the technology trend in IP networks so that they can better position themselves when they graduate and look for jobs in the high-speed networking field.

Organization of the Book

The book is organized as follows:

Chapter 1 introduces the basic concept and functionalities of the IP router. It also discusses the evolution of the IP router and the characteristics of its key components.

Chapter 2 explains the background of IP-address lookup by briefly describing the evolution of the Internet addressing architecture, the characteristics of the routing table, and the complexity of IP-address lookup. It discusses the design criteria and the performance requirements of high-speed routers.

Chapter 3 introduces basic schemes, such as linear search, cache replacement algorithm, binary trie, path-compressed trie, dynamic prefix trie, and others. We describe the problems of the algorithms proposed before 1996.

Chapter 4 discusses the multibit trie, in which the search operation requires simultaneous inspection of several bits. We describe the principles involved in constructing an efficient multibit trie and examine some schemes in detail.

Chapter 5 discusses the pipelined ASIC architecture that can produce significant savings in cost, complexity, and space for the high-end router.

Chapter 6 discusses the dynamic data structure of the bursty access pattern. We examine the designs of the data structure and show how to improve the throughput by turning it according to lookup biases.

Chapter 7 introduces the advance caching techniques that speed up packet forwarding. We discuss the impact of traffic locality, cache size, and the replacement algorithm on the miss ratio.

Chapter 8 discusses the improved hash schemes that can be used for Internet address lookups. We examine the binary search of hash tables, parallel hashing, multiple hashing, and the use of Bloom filter.

Chapter 9 discusses the forwarding engine based on TCAM. We examine route update algorithms and power efficient schemes.

Chapter 10 discusses the partitioning techniques based on the properties of the forwarding table.

Acknowledgments

This book could not have been published without the help of many people. We thank Pankaj Gupta, Srinivasan Vankatachary, Sartaj Sahni, Geoff Huston, Isaac Keslassy, Mikael Degermark, Will Eatherton, Haoyu Song, Marcel Waldvogel, Soraya Kasnavi, Vincent C. Gaudet, H. Jonathan Chao, Vittorio Bilo, Michele Flammini, Ernst W. Biersack, Willibald Doeringer, Gunnar Karlsson, Rama Sangireddy, Mikael Sundstrom, Anindya Basu, Girija Narlikar, Gene Cheung, Funda Ergun, Tzi-cker Chiueh, Mehrdad Nourani, Nian-Feng Tzeng, Hyesook Lim, Andrei Broder, Michael Mitzenmacher, Sarang Dharmapurika, Masayoshi Kobayashi, Samar Sharma, V.C. Ravikumar, Rabi Mahapatra, Kai Zheng, B. Lampson, Haibin Lu, Yiqiang Q. Zhao, and others.

We would like to thank Jianxun Chen and Xiaolong Zhang (Wuhan University of Science and Technology) for their support and encouragement. Weidong Wu wants to thank his wife and his child for their love, support, patience, and perseverance.

About the Author

Weidong Wu received his PhD in electronics and information engineering from Huazhong University of Science and Technology, China. In 2006, he joined Wuhan University of Science and Technology. His research involves algorithms to improve Internet router performance, network management, network security, and traffic engineering.

Contents

Preface	xiii
Acknowledgments	xv
About the Author	xvii
Chapter 1 Introduction	1
1.1 Introduction	1
1.2 Concept of Routers	2
1.3 Basic Functionalities of Routers	2
1.3.1 Route Processing	2
1.3.2 Packet Forwarding	4
1.3.3 Router Special Services	5
1.4 Evolution of Router Architecture	7
1.4.1 First Generation—Bus-Based Router Architectures with Single Processor	7
1.4.2 Second Generation—Bus-Based Router Architectures with Multiple Processors	8
1.4.2.1 Architectures with Route Caching	8
1.4.2.2 Architectures with Multiple Parallel Forwarding Engines	9
1.4.3 Third Generation—Switch Fabric-Based Router Architecture	11
1.4.4 Fourth Generation—Scaling Router Architecture Using Optics	12
1.5 Key Components of a Router	14
1.5.1 Linecard	14
1.5.1.1 Transponder/Transceiver	14
1.5.1.2 Framer	14
1.5.1.3 Network Processor	15
1.5.1.4 Traffic Manager	15
1.5.1.5 CPU	16
1.5.2 Network Processor (NP)	16
1.5.3 Switch Fabric	19
1.5.3.1 Shared Medium Switch	19
1.5.3.2 Shared Memory Switch Fabric	20

1.5.3.3	Distributed Output Buffered Switch Fabric	21
1.5.3.4	Crossbar Switch	22
1.5.3.5	Space-Time Division Switch	25
1.5.4	IP-Address Lookup: A Bottleneck	27
References	27
Chapter 2 Concept of IP-Address Lookup and Routing Table	31	
2.1	IP Address, Prefix, and Routing Table	31
2.2	Concept of IP-Address Lookup	32
2.3	Matching Techniques	33
2.3.1	Design Criteria and Performance Requirement	34
2.4	Difficulty of the Longest-Prefix Matching Problem	36
2.4.1	Comparisons with ATM Address and Phone Number	36
2.4.2	Internet Addressing Architecture	36
2.5	Routing Table Characteristics	39
2.5.1	Routing Table Structure	40
2.5.2	Routing Table Growth	41
2.5.3	Impact of Address Allocation on Routing Table	43
2.5.3.1	Migration of Address Allocation Policy	44
2.5.3.2	Impact of Address Allocations on Routing Table Size	45
2.5.3.3	Impact of Address Allocation on Prefixes with 24-Bit Length	46
2.5.4	Contributions to Routing Table Growth	46
2.5.4.1	Multi-Homing	48
2.5.4.2	Failure to Aggregate	48
2.5.4.3	Load Balancing	49
2.5.4.4	Address Fragmentation	50
2.5.5	Route Update	50
2.6	Constructing Optimal Routing Tables	52
2.6.1	Filtering Based on Address Allocation Policies	52
2.6.1.1	Three Filtering Rules	52
2.6.1.2	Performance Evaluation	54
2.6.2	Minimization of the Routing Table with Address Reassignments	55
2.6.2.1	Case of a Single IP Routing Table	56
2.6.2.2	General Case	59
2.6.3	Optimal Routing Table Constructor	63
2.6.3.1	Description of the Algorithm	63
2.6.3.2	Improvements	66
2.6.3.3	Experiments and Results	67
References	68
Chapter 3 Classic Schemes	69	
3.1	Linear Search	69
3.2	Caching	69
3.2.1	Management Policies	70
3.2.1.1	Cache Modeling	70
3.2.1.2	Trace Generation	71

3.2.1.3	Measurement Results	72
3.2.1.4	Caching Cost Analysis	79
3.2.2	Characteristics of Destination Address Locality	80
3.2.2.1	Locality: Concepts	80
3.2.2.2	Cache Replacement Algorithms	81
3.2.2.3	Stack Reference Frequency	83
3.2.2.4	Analysis of Noninteractive Traffic	86
3.2.2.5	Cache Design Issues	87
3.2.3	Discussions	89
3.3	Binary Trie	89
3.4	Path-Compressed Trie	91
3.5	Dynamic Prefix Trie	92
3.5.1	Definition and Data Structure	93
3.5.2	Properties of DP-Tries	95
3.5.3	Algorithms for DP-Tries	97
3.5.3.1	Insertion	97
3.5.3.2	Deletion	102
3.5.3.3	Search	104
3.5.4	Performance	105
	References	105

Chapter 4 Multibit Tries 107

4.1	Level Compression Trie	107
4.1.1	Level Compression	107
4.1.2	Representation of LC-Tries	109
4.1.3	Building LC-Tries	111
4.1.4	Experiments	112
4.1.5	Modified LC-Tries	113
4.2	Controlled Prefix Expansion	113
4.2.1	Prefix Expansion	114
4.2.2	Constructing Multibit Tries	115
4.2.3	Efficient Fixed-Stride Tries	116
4.2.4	Variable-Stride Tries	118
4.3	Lulea Algorithms	123
4.3.1	Level 1 of the Data Structure	124
4.3.2	Levels 2 and 3 of the Data Structure	127
4.3.3	Growth Limitations in the Current Design	128
4.3.4	Performance	128
4.4	Elevator Algorithm	128
4.4.1	Elevator-Stairs Algorithm	129
4.4.2	$\log W$ -Elevators Algorithm	132
4.4.3	Experiments	136
4.5	Block Trees	138
4.5.1	Construction of Block Trees	138
4.5.2	Lookup	140
4.5.3	Updates	142
4.5.4	Stockpiling	143

4.5.5	Worst-Case Performance	145
4.5.6	Experiments	148
4.6	Multibit Tries in Hardware	149
4.6.1	Stanford Hardware Trie	149
4.6.2	Tree Bitmap	150
4.6.3	Tree Bitmap Optimizations	154
4.6.4	Hardware Reference Design	157
	References	162
Chapter 5 Pipelined Multibit Tries		165
5.1	Fast Incremental Updates for the Pipelined Fixed-Stride Tries	165
5.1.1	Pipelined Lookups Using Tries	165
5.1.2	Forwarding Engine Model and Assumption	167
5.1.3	Routing Table and Route Update Characteristics	169
5.1.4	Constructing Pipelined Fixed-Stride Tries	170
5.1.5	Reducing Write Bubbles	177
5.1.5.1	Separating Out Updates to Short Routes	177
5.1.5.2	Node Pullups	178
5.1.5.3	Eliminating Excess Writes	180
5.1.5.4	Caching Deleted SubTrees	181
5.1.6	Summary and Discussion	184
5.2	Two-Phase Algorithm	185
5.2.1	Problem Statements	186
5.2.2	Computing $MMS(W - 1, k)$	186
5.2.3	Computing $T(W - 1, k)$	190
5.2.4	Faster Two-Phase Algorithm for $k = 2, 3$	192
5.2.5	Partitioning Scheme	194
5.2.6	Experimental Results	195
5.3	Pipelined Variable-Stride Multibit Tries	198
5.3.1	Construction of Optimal PVST	199
5.3.2	Mapping onto a Pipeline Architecture	200
5.3.3	Experimental Results	202
	References	204
Chapter 6 Efficient Data Structures for Bursty Access Patterns		205
6.1	Table-Driven Schemes	205
6.1.1	Table-Driven Models	205
6.1.2	Dynamic Programming Algorithm	207
6.1.3	Lagrange Approximation Algorithm	209
6.2	Near-Optimal Scheme with Bounded Worst-Case Performance	211
6.2.1	Definition	211
6.2.2	Algorithm MINDPQ	213
6.2.3	Depth-Constrained Weight Balanced Tree	216
6.2.4	Simulation	217
6.3	Dynamic Biased Skip List	217
6.3.1	Regular Skip List	218
6.3.2	Biased Skip List	219

6.3.2.1	Data Structure	219
6.3.2.2	Search Algorithm	220
6.3.3	Dynamic BSL	221
6.3.3.1	Constructing Data Structure	221
6.3.3.2	Dynamic Self-Adjustment	222
6.3.3.3	Lazy Updating Scheme	223
6.3.3.4	Experimental Results	224
6.4	Collection of Trees for Bursty Access Patterns	225
6.4.1	Prefix and Range	225
6.4.2	Collection of Red-Black Trees (CRBT)	226
6.4.3	Biased Skip Lists with Prefix Trees (BSLPT)	227
6.4.4	Collection of Splay Trees	229
6.4.5	Experiments	230
	References	234

Chapter 7 Caching Technologies 237

7.1	Suez Lookup Algorithm	237
7.1.1	Host Address Cache	237
7.1.1.1	HAC Architecture	237
7.1.1.2	Network Address Routing Table	240
7.1.1.3	Simulations	242
7.1.2	Host Address Range Cache	243
7.1.3	Intelligent HARC	244
7.1.3.1	Index Bit Selection	244
7.1.3.2	Comparisons between IHARC and HARC	246
7.1.3.3	Selective Cache Invalidation	248
7.2	Prefix Caching Schemes	248
7.2.1	Liu's Scheme	249
7.2.1.1	Prefix Cache	249
7.2.1.2	Prefix Memory	250
7.2.1.3	Experiments	251
7.2.2	Reverse Routing Cache (RRC)	252
7.2.2.1	RRC Structure	252
7.2.2.2	Handling Parent Prefixes	252
7.2.2.3	Updating RRC	253
7.2.2.4	Performance Evaluation	255
7.3	Multi-Zone Caches	256
7.3.1	Two-Zone Full Address Cache	256
7.3.2	Multi-Zone Pipelined Cache	257
7.3.2.1	Architecture of MPC	257
7.3.2.2	Search in MPC	258
7.3.2.3	Outstanding Miss Buffer	258
7.3.2.4	Lookup Table Transformation	260
7.3.2.5	Performance Evaluation	261
7.3.3	Design Method of Multi-Zone Cache	261
7.3.3.1	Design Model	262
7.3.3.2	Two-Zone Design	264
7.3.3.3	Optimization Tableau	265

7.4 Cache-Oriented Multistage Structure	266
7.4.1 Bi-Directional Multistage Interconnection	267
7.4.2 COMS Operations	267
7.4.3 Cache Management	269
7.4.4 Details of SEs	270
7.4.5 Routing Table Partitioning	271
References	272
Chapter 8 Hashing Schemes	275
8.1 Binary Search on Hash Tables	275
8.1.1 Linear Search of Hash Tables	275
8.1.2 Binary Search of Hash Tables	276
8.1.3 Precomputation to Avoid Backtracking	277
8.1.4 Refinements to Basic Scheme	278
8.1.4.1 Asymmetric Binary Search	278
8.1.4.2 Mutating Binary Search	281
8.1.5 Performance Evaluation	286
8.2 Parallel Hashing in Prefix Length	287
8.2.1 Parallel Architecture	287
8.2.2 Simulation	288
8.3 Multiple Hashing Schemes	290
8.3.1 Multiple Hash Function	290
8.3.2 Multiple Hashing Using Cyclic Redundancy Code	292
8.3.3 Data Structure	294
8.3.4 Searching Algorithms	295
8.3.5 Update and Expansion to IPv6	295
8.3.6 Performance Comparison	297
8.4 Using Bloom Filter	297
8.4.1 Standard Bloom Filter	297
8.4.2 Counting Bloom Filter	299
8.4.3 Basic Configuration of LPM Using Bloom Filter	299
8.4.4 Optimization	301
8.4.4.1 Asymmetric Bloom Filters	302
8.4.4.2 Direct Lookup Array	304
8.4.4.3 Reducing the Number of Filters	305
8.4.5 Fast Hash Table Using Extended Bloom Filter	307
8.4.5.1 Basic Fast Hash Table	307
8.4.5.2 Pruned Fast Hash Table	309
8.4.5.3 Shared-Node Fast Hash Table	312
References	314
Chapter 9 TCAM-Based Forwarding Engine	317
9.1 Content-Address Memory	317
9.1.1 Basic Architectural Elements	317
9.1.2 Binary versus Ternary CAMs	319
9.1.3 Longest-Prefix Match Using TCAM	320

9.2	Efficient Updating on the Ordered TCAM	321
9.2.1	Algorithm for the Prefix-Length Ordering Constraint	321
9.2.2	Algorithm for the Chain-Ancestor Ordering Constraint (CAO_OPT)	322
9.2.3	Level-Partitioning Technology	322
9.3	VLMP Technique to Eliminate Sorting	325
9.3.1	VLMP Forwarding Engine Architecture	325
9.3.2	Search Algorithm	327
9.3.2.1	First Stage	327
9.3.2.2	Second Stage	327
9.3.3	Performance of VLMP Architecture	327
9.4	Power-Efficient TCAM	328
9.4.1	Pruned Search and Paged-TCAM	329
9.4.1.1	Pruned Search	329
9.4.1.2	Paged TCAM	330
9.4.2	Heuristic Partition Techniques	331
9.4.2.1	Bit-Selection Architecture	331
9.4.2.2	Trie-Based Table Partitioning	334
9.4.2.3	Experiments	340
9.4.2.4	Route Updating	341
9.4.3	Compaction Techniques	343
9.4.3.1	Mask Extension	343
9.4.3.2	Prefix Aggregation and Expansion	346
9.4.3.3	EaseCAM: A Two-Level Paged-TCAM Architecture	347
9.4.4	Algorithms for Bursty Access Pattern	350
9.4.4.1	Static Architecture	350
9.4.4.2	Dynamic Architecture	352
9.4.4.3	Discussions	355
9.5	A Distributed TCAM Architecture	356
9.5.1	Analysis of Routing Tables	356
9.5.2	Distributed Memory (TCAM) Organization	358
9.5.3	LBBTC Algorithm	358
9.5.3.1	Mathematical Model	359
9.5.3.2	Adjusting Algorithm	361
9.5.4	Analysis of the Power Efficiency	362
9.5.5	Complete Implementation Architecture	364
9.5.5.1	Index Logic	364
9.5.5.2	Priority Selector (Adaptive Load Balancing Logic)	365
9.5.5.3	Ordering Logic	366
9.5.6	Performance Analysis	366
	References	369

Chapter 10 Routing-Table Partitioning Technologies 371

10.1	Prefix and Interval Partitioning	371
10.1.1	Partitioned Binary Search Table	371
10.1.1.1	Encoding Prefixes as Ranges	372
10.1.1.2	Recomputation	373

10.1.1.3	Insertion into a Modified Binary Search Table	375
10.1.1.4	Multiway Binary Search: Exploiting the Cache Line	376
10.1.1.5	Performance Measurements	378
10.1.2	Multilevel and Interval Partitioning	379
10.1.2.1	Multilevel Partitioning	380
10.1.2.2	Interval Partitioning	383
10.1.2.3	Experimental Results	385
10.2	Port-Based Partitioning	388
10.2.1	IFPLUT Algorithm	388
10.2.1.1	Primary Lookup Table Transformation	388
10.2.1.2	Partition Algorithm Based on Next Hops	391
10.2.2	IFPLUT Architecture	393
10.2.2.1	Basic Architecture	393
10.2.2.2	Imbalance Distribution of Prefixes	393
10.2.2.3	Concept of Search Unit	394
10.2.2.4	Memory Assignment Scheme	395
10.2.2.5	Selector Block	395
10.2.2.6	IFPLUT Updates	397
10.2.2.7	Implementation Using TCAM	398
10.2.2.8	Design Optimization	399
10.2.3	Experimental Results	400
10.3	ROT-Partitioning	401
10.3.1	Concept of ROT-Partitioning	401
10.3.2	Generalization of ROT-Partition	402
10.3.3	Complexity Analysis	404
10.3.4	Results of ROT-Partitioning	405
10.3.4.1	Storage Sizes	405
10.3.4.2	Worst-Case Lookup Times	406
10.4	Comb Extraction Scheme	407
10.4.1	Splitting Rule	408
10.4.2	Comparison Set	412
10.4.3	Implementation Using Binary Trie	413
References	414
Index	415