
A Computer-Aided Design and Synthesis Environment



Analog Integrated Circuits

Geert Van der Plas Georges Gielen Willy Sansen

Kluwer Academic Publishers

A COMPUTER-AIDED DESIGN AND SYNTHESIS ENVIRONMENT FOR ANALOG INTEGRATED CIRCUITS

by

Geert Van der Plas

KU Leuven

Georges Gielen

KU Leuven

and

Willy Sansen

KU Leuven





E200301497



KLUWER ACADEMIC PUBLISHERS
BOSTON / DORDRECHT / LONDON

A	C.I.P.	Catalogue record	for this book	is available fr	rom the	Library of	Congress.
---	--------	------------------	---------------	-----------------	---------	------------	-----------

ISBN 0-7923-7697-8

Published by Kluwer Academic Publishers, P.O. Box 17, 3300 AA Dordrecht, The Netherlands,

Sold and distributed in North, Central and South America by Kluwer Academic Publishers, 101 Philip Drive, Norwell, MA 02061, U.S.A.

In all other countries, sold and distributed by Kluwer Academic Publishers, P.O. Box 322, 3300 AH Dordrecht, The Netherlands.

Printed on acid-free paper

All Rights Reserved
© 2002 Kluwer Academic Publishers, Boston

No part of the material protected by this copyright notice may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, recording or by any information storage and retrieval system, without written permission from the copyright owner.

Printed in the Netherlands.

A COMPUTER-AIDED DESIGN AND SYNTHESIS ENVIRONMENT FOR ANALOG INTEGRATED CIRCUITS

THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE

ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor: Mohammed Ismail. Ohio State University

Related Titles:

A DESIGN AND SYNTHESIS ENVIRONMENT FOR ANALOG INTEGRATED CIRCUITS

G. Van der Plas, G. Gielen and W. Sansen

ISBN: 0-7923-7697-8

COMPLEXITYOF LATTICE PROBLEMS: A Cryptographic Perspective

D. Micciancio and S. Goldwasser

ISBN: 0-7923-7688-9

ON-CHIP ESD PROTECTION FOR INTEGRATED CIRCUITS

A. Wang

ISBN: 0-7923-7647-1

POWER TRADE-OFFS AND LOW POWER IN ANALOG CMOS ICS

M.Samduleanu and Ed A.J.M.van Tuijl

ISBN: 0-7923-7642-0

DOPPLER APPLICATIONS IN LEO SATELLITE COMMMUNICATION SYSTEMS

I.Ali, P. Bonanni, N. Al-Dhahir and J. Hersey

ISBN: 0-7923-7616-1

HIGH PERFORMANCE COMPUTING SYSTEMS AND APPLICATIONS

N. Dimopoulos and K. Li ISBN: 0-7923-7617-X

COMPUTAIONAL METHODS FOR LARGE SPARSE POWER SYSTEMS ANALYSIS

S.Soman, S.Khaparde and S.Pandit

ISBN: 0-7923-7591-2

POWER TRADE-OFFS AND LOW POWER IN ANALOG CMOS ICS

M. Sanduleanu, van Tuijl ISBN: 0-7923-7643-9

RF CMOS POWER AMPLIFIERS: THEORY, DESIGN AND IMPLEMENTATION

M.Hella, M.Ismail

ISBN: 0-7923-7628-5

WIRELESS BUILDING BLOCKS

J.Janssens, M. Steyaert ISBN: 0-7923-7637-4

CODING APPROACHES TO FAULT TOLERANCE IN COMBINATION AND DYNAMIC

SYSTEMS

C. Hadjicostis

ISBN: 0-7923-7624-2

DATA CONVERTERS FOR WIRELESS STANDARDS

C. Shi, M. Ismail

ISBN: 0-7923-7623-4

STREAM PROCESSOR ARCHITECTURE

S. Rixner

ISBN: 0-7923-7545-9

LOGIC SYNTHESIS AND VERIFICATION

S. Hassoun, T. Sasao

ISBN: 0-7923-7606-4

VERILOG-2001-A GUIDE TO THE NEW FEATURES OF THE VERILOG HARDWARE

DESCRIPTION LANGUAGE

S. Sutherland

ISBN: 0-7923-7568-8

IMAGE COMPRESSION FUNDAMENTALS, STANDARDS AND PRACTICE

D. Taubman, M. Marcellin ISBN: 0-7923-7519-X

ERROR CODING FOR ENGINEERS

A.Houghton

ISBN: 0-7923-7522-X

MODELING AND SIMULATION ENVIRONMENT FOR SATELLITE AND TERRESTRIAL

COMMUNICATION NETWORKS

A.Ince

ISBN: 0-7923-7547-5

MULT-FRAME MOTION-COMPENSATED PREDICTION FOR VIDEO TRANSMISSION

T. Wiegand, B. Girod ISBN: 0-7923-7497-5

Abstract

Due to the ever decreasing feature size of silicon technology the complexity that can be integrated on a single chip has reached the system level. Soon, as much as 100 million transistors will be integrated on one ICs. We have truly entered the System-on-a-Chip (SoC) era. The existing design methodologies are insufficient for handling these designs, hence a growing design productivity gap develops: design productivity can not keep up with the design needs created by SoCs. Although these SoCs are primarily digital, they interface to the real world, which is analog. Analog building blocks thus become increasingly more important in a world dominated by digital techniques. In this work, research into design automation for analog circuits has been carried out. Two complementary approaches have been investigated.

Firstly, an automatic analog synthesis system, AMGIE, has been built. The AMGIE system is targeted towards the automatic synthesis from specifications down to layout of moderate-complexity analog circuits (device count lower than 100) that have a high reuse factor. It uses a performance-driven, hierarchical top-down refinement, bottom-up assembly design methodology. Two libraries are required for its operation: (1) a cell (topology) library containing a set of alternative implementation templates and (2) a technology library containing technology parameters. Five design tools automate the different design tasks. Topology selection selects among the topologies in the library the most likely candidate using a sequence of three filters. The sizing and optimization tool determines the sizes and biasing of the selected schematic by using a (modified) equation-based optimization methodology. The derivation of the sizing plan has been automated using a setup environment supported by design tools. The layout tool LAYLA [Lam 99] uses a direct performance-driven macro-cell place & route methodology to generate the layout of the sized schematic. Verification steps after sizing and layout extraction verify the design. Potential design problems are dispatched to the redesign wizard. The redesign wizard provides corrective design procedures to help the designer resolve the detected problem.

A comparison experiment between different sizing approaches indicates that the implemented *modified equation-based optimization* approach is the most appropriate when a high reuse factor is to be expected. A second experiment, the design of an OTA circuit by EE Master students, indicates that the **AMGIE** system creates a new breed of analog designers: system-level designers or less experienced analog designers that are capable of successfully designing moderate-complexity analog circuits in a few hours. The **AMGIE** system can however also handle more complex circuits, as has been demonstrated by the design, fabrication and measurement of an analog signal processing building block: a charge-sensitive amplifier – pulse-shaping amplifier combination.

The design automation approach used in the AMGIE approach, however, relies on accu-

Abstract

ii

mulated design expertise under the form of a cell library which is reused by less experienced designers. Sometimes, the performance specifications of an analog block can not be obtained using existing analog design knowledge and techniques: these are high-challenge designs that require design creativity. In this case full automation is not possible, but the designer can still be supported. The systematic design methodology that is presented in this work is targeted towards the design of these high-performance analog blocks. It leaves room for analog design creativity: coming up with new ideas to solve hard design problems. The methodology steers this creativity to be productive, by linking every design choice that has to be made to the requested specifications. The design productivity is further increased by support through analog CAD tools.

The **Mondriaan** tool presented in this work is such a tool. It automates the layout generation of the highly-regular analog blocks often found in high-speed converter architectures. It automates the back-end process of routing and technology mapping while giving the designer a more abstract view of the layout problem: a floorplan which determines the final position and connectivity of the cell array.

The presented systematic design methodology has then been applied to the design of high-speed current-steering D/A-converters. The first phase in the design flow is the specification phase. Using behavioral modeling and simulation the specification of the D/A-converter functionblock have been derived. The second phase in the design flow is the synthesis of the converter. A top-down refinement, bottom-up, mixed-signal design strategy has been adopted. In the bottom-up path, **Mondriaan** was used to generate the layout of the analog modules, while a standard cell place & route tool was used to create the digital layout. In the last phase of the design a behavioral model is extracted that mimics the actual silicon part. This research has resulted in the first 14-bit accurate current-steering D/A-converter in CMOS technology that does not require trimming or tuning. This performance was obtained by creating the novel Q² random walk switching scheme.

Both presented approaches increase analog design productivity. This is demonstrated in the text with design time reports for all the experiments that have been carried out.

List of Abbreviations

1P2M single poly, double metal 1P3M single poly, triple metal 2P2M double poly, double metal AC alternating current

A/D-converter analog to digital converter

ADSL asymmetric digital subscriber line
AHDL analog hardware description language

AMS analog and mixed-signal
A/MS analog / mixed-signal
ASIC application-specific integrated circuit

ASIC application-specific integrated circuit
ASSP application-specific standard parts
AWE asymptotic waveform evaluation

BC boundary checking

BiCMOS bipolar complementary metal-oxide semiconductor

CAD computer-aided design

CD compact disc

CMOS complementary metal-oxide semiconductor

CNN cellular neural network
CPU central processing unit
CSA charge-sensitive amplifier

CSA-PSA charge-sensitive amplifier – pulse-shaping amplifier

CUD cell under design

D/A-converter digital to analog converter

dB deciBel

DC direct current or design controller

DIFF differentiator
DLL delay-locked loop
DNL differential non-linearity
DRC design rule check

DRI data representation interface
DSP digital signal process(ing/or)

DVD digital versatile disc

EDA electronic design automation

EE electrical engineering ERC electrical rule check

ET extraction tool
GaAs Gallium-Arsenide

GCM geometrical calculation model
GP geometric program(ming)
GUI graphical user interface
HDL hardware description language

IC integrated circuit INL integral non-linearity

INT integrator

IP intellectual property

ITRS international technology roadmap for semiconductors

LC-VCO inductor-capacitor tank VCO

LNA low-noise amplifier

low-IF low intermediate-frequency

LSB least significant bit LSL large-scale integration LT layout generation tool LVS layout versus schematic **MMPRE** mismatch preprocessor MOS metal-oxide semiconductor **MSB** most significant bit **NMOS** n-type MOS transistor **OPAMP** operational amplifier

OTA operational transconductance amplifier

OTA-C operational transconductance amplifier - capacitor

PC personal computer

PCA principal components analysis
PDFE particle detector front-end
PLL phase-locked loop
PMOS p-type MOS transistor
PSA pulse-shaping amplifier

PSR pulse-shaping amplifier power-supply rejection ratio

PWL piecewise-linear
Q² quad quadrant
RC resistor-capacitor
RF radio-frequency
RGB red green blue
ROM read-only memory
S/H sample-and-hold

S&O sizing and optimization tool
SFDR spurious-free dynamic range
SIA semiconductor industry association

SiGe silicon-germanium

SNDR signal-to-noise-and-distortion ratio

SNR signal-to-noise ratio

List of Symbols v

SoC system-on-a-chip

SQP sequential quadratic programming SVD singular value decomposition

SWITCAP switched-capacitor TS topology selection

VCO voltage-controlled oscillator VFSR very fast simulated re-annealing

VGA variable-gain amplifier
VLSI very large-scale integration
VSI virtual socket interface
VT verification tool

xDSL any type of digital subscriber line zero-IF zero intermediate-frequency

List of Symbols

Notation:

 ∞ infinity \emptyset the empty set ∞ proportional to = equal to \neq not equal to \approx approximately equal to

 a_0, a_1, \dots, a_n coefficients of polynomial

 i, j, \ldots integer counters f, g, \ldots scalar functions x, y, \ldots scalar variables f, g, \ldots vector functions x, y, \ldots vector variables

 f_i, g_i, \dots scalar subfunctions of vector function x_i, y_i, \dots scalar subvariables of vector variable

 α_{ij} exponent

 $\frac{E\{x\}}{\overline{x}} \qquad \text{expected value of } x$ average value of x

List:

A context dependent parameter

A set of design parameters, input specs and technology parameters

 A_{glitch} the amplitude of the glitch

 $A_{\nu 0}$ low-frequency gain

 A_{V_T} , A_{β} MOS mismatch model parameters [Laksh 86, Pel 89]

 β scaling parameter for scalar cost function

 $\beta()$ beta function BW bandwidth

 C_d detector capacitance

 C_f (CSA) feedback capacitance

cgs, cgd, ... gate source, gate drain, etc. capacitance of transistor

 C_{load} load capacitance C_{out} output capacitance

 C_p, C_{pk} statistical indices for design centering

 C_{par} parasitic capacitance

 ΔP performance specification margin or range

 $\begin{array}{ll} \text{DNL} & \text{differential non-linearity} \\ \epsilon^{(i)} & \text{ith order error profile} \end{array}$

 E_{glitch} glitch energy

ENC equivalent noise charge ENC_{tot} total equivalent noise charge

 $\Phi(\mathbf{x})$ scalar cost function f_{in} input signal frequency $f_{p|z}$ frequency of pole or zero $f_{routing}$ routing overhead factor sampling frequency

γ scaling parameter for scalar cost function

GBW gainbandwidth

gm, go, ... transconductance and output conductance of MOS transistor

 $i_n(f)$ noise spectral density INL integral non-linearity

IR input range

 I_{gm} MOS DC current generating transconductance

 I_{LSB} LSB current total DC current I_{out} full-scale output current

k Boltzmann's constant (1.38e-23 J/K) KP transistor transconductance factor, μC_{ox}

loop counter or number of binary bits in a D/A-converter

 λ_i ith eigenvalue Λ eigenvalue matrix L_{ml} length of transistor ml

level_i output value of code level in a D/A-converter

LMIN, LGRID, LMAX length related technology parameters

logL, logW process independent values of length and width of transistors

m number of unary bits in a D/A-converter

n PSA order, number of bits

OR output range

List of Symbols vii

P performance specification

PM phase margin

 $\psi_{lb.ub}$ topology performance region lower- or upperbound

elementary electron charge (1.602e-19 C)

rf reuse factor

 R_f (CSA) feedback resistance R_{gnd} ground line resistance

R_{load} load resistance

ro output resistance of MOS transistor R_{output} output resistance of a D/A-converter

 R_{par} parasitic resistance rv topology ranking value

 S
 subblock specification set (estimators)

 σ(x) standard deviation of a quantity x

 Σ
 singular value decomposition matrix

 S_b^a sensitivity of a to variable b

SNR signal to noise rate

SR slew rate

 S_{V_T} , S_{β} MOS mismatch model parameters [Laksh 86, Pel 89]

T Temperature τ time constant

 Θ technology parameter set τ_p peaking time constant τ_{pz} pole zero time constant τ_r rise time constant t_{glitch} glitch duration time u() step function V_{dd}, V_{ss} power supply voltages

 $V_{gs}, V_{ds}, V_{bs}, \dots$ device terminal voltage differences transistor overdrive voltage, $V_{gs} - V_T$

 V_{off} offset voltage due to random and systematic effects

 V_{out} full-scale output voltage V_T threshold voltage $\exists wires$ number of wires

 w_i weight of constraint in cost function

 W_{ml} width of transistor ml

WMIN, WGRID, WMAX width related technology parameters

Contents

A	ostrac	: 1	,			
Li	st of A	Abbreviations	iii			
Li	st of S	Symbols	v			
C	onten	ts	ix			
Li	st of l	Figures	xiii			
Li	st of '	Tables	xvii			
1		oduction	1			
	1.1 1.2	Goals of this Work	9 11			
Ι	Au	tomatic Synthesis of Analog Circuits	13			
2	The AMGIE Analog Synthesis System					
	2.1	Introduction	15			
	2.2	Definitions	15			
	2.3	Overview of Analog Synthesis Research	19			
		2.3.1 Early Work	20			
		2.3.2 Second Generation	21			
		2.3.3 Most Recent Work	23 25			
	2.4	The AMGIE Synthesis System	23 26			
	2.7	2.4.1 Functionality of the Analog Synthesis Environment	26			
		2.4.2 Software Architecture of the AMGIE System	34			
	2.5	Summary	38			
3		illed Description of the AMGIE Analog Synthesis System	39			
	3.1	Specifications and Hierarchy	39			
	3.2	Topology Selection Tool	42			
		3.2.1 Boundary Checking Filter	42			

x Contents

		3.2.2	Interval Analysis Filter	44
		3.2.3	Rule-based Ranking Filter	45
	3.3	-	g and Optimization Tool	45
		3.3.1	Sizing Model Generation	47
		3.3.2	Circuit Optimization Setup	55
		3.3.3	Practical Example	57
	3.4		tt Generation Tool	61
		3.4.1	Practical Example	64
	3.5		cation Tool	65
		3.5.1	Nominal Performance Verification	66
		3.5.2	Verification with Mismatches and Technology Spread	69
	2.6	3.5.3	Verification over Temperature and Power-supply Operating Ranges .	70
	3.6		ign Wizard	70
		3.6.1	Example Scenarios	70
	3.7	Summ	nary	71
4	AM	GIE E	xperimental Results	73
•	4.1		arison of Analog Sizing Synthesis: Equation-based vs. Simulation-based	73
		4.1.1	Design Specifications	74
		4.1.2	Manual Sizing	74
		4.1.3	Simulation-based Sizing	75
		4.1.4	Equation-based Sizing	76
		4.1.5	Comparison & Conclusions	77
	4.2		at Exercise: High-speed Operational Transconductance Amplifier	79
		4.2.1	Setup	79
		4.2.2	Session	79
		4.2.3	Analysis of Results	86
		4.2.4	Conclusions	89
	4.3	Charge	e-Sensitive Amplifier – Pulse-Shaping Amplifier	90
		4.3.1	CSA-PSA Specifications	91
		4.3.2	CSA-PSA Architecture	92
		4.3.3	Topology Selection	101
		4.3.4	Sizing Synthesis: OPTIMAN	102
		4.3.5	Layout Generation	102
		4.3.6	Verification	106
		4.3.7	Measurement Results	106
		4.3.8	Conclusions	107
	4.4	Summ	ary	108
Co	nclus	iona		100
CO	ncius	IOHS		109
II	Sy	stema	tic Design of Analog Circuits	113
Int	rodu	ction		115

Contents xi

5	Mon	driaan	: a Layout Synthesis Methodology for Array-type Analog Blocks	117
	5.1	Requir	rements of the New Layout Generation Methodology	119
	5.2	Descri	iption of the Layout Model	120
	5.3	Descri	iption of the Layout Generation Methodology	123
		5.3.1	Floorplanning	124
		5.3.2	Symbolic Routing	125
		5.3.3	Technology Mapping	
		5.3.4	Bus and Tree Generators	127
	5.4	Illustra	ative Example	130
		5.4.1	Current Source Array	130
		5.4.2	Switch/Latch Array	133
		5.4.3	Assembly	135
		5.4.4	Conclusions	136
	5.5	Experi	imental Results	137
		5.5.1	Folding/Interpolating A/D-converter Modules	137
		5.5.2	Current-Steering D/A-converter Modules	140
	5.6	Conclu	usions	143
004	W0000			
6			Design of Current-Steering D/A-converters	145
	6.1	Functi	onblock Design Flow	146
	6.2		nt-Steering D/A-converter Architecture	
		6.2.1	Operating Principle and Specifications	148
		6.2.2	Proposed Architecture and its Design Parameters	
	6.3		ioral Modeling for the Specification Phase	
		6.3.1	Dynamic Behavior	
	500 500	6.3.2	Static Behavior	154
	6.4		esis Flow of the D/A-converter	154
	6.5		Synthesis	156
		6.5.1	Architectural-level Synthesis	156
		6.5.2	Circuit-level Synthesis	159
		6.5.3	Full Decoder Synthesis	161
		6.5.4	Clock Driver Synthesis	163
	6.6		t Generation	163
		6.6.1	Floorplanning	163
		6.6.2	Current Source Array Layout Generation	164
		6.6.3	Swatch Array Layout Generation	176
		6.6.4	Full Decoder Standard Cell Place and Route	177
		6.6.5	Layout Assembly	177
	6.7	Extrac	tion of a Behavioral Model for Verification	178
		6.7.1	Static Behavior: INL	178
		6.7.2	Dynamic Behavior: Glitch Energy	179
	6.8	Experi	mental Results	181
		6.8.1	Measurement Setup	181
		6.8.2	Measurement Results	182
		6.8.3	Breakdown of Design Time	184

xii			Contents
	6.9	Conclusions	186
7	Conclusions		
Bi	bliog	aphy	193
Index			205

List of Figures

1.1	Typical floorplan of a System-on-a-Chip (SoC)	2
1.2	European Medea EDA roadmap [Medea 00] for mixed analog/digital and RF design.	(
1.3	System-on-a-Chip functionblock hierarchy: the analog part has been refined down to	
	the device level	7
1.4	High-performance analog design	8
1.5	View of design space: low-challenge and high-challenge designs and technology limit	
1.6	as a function of speed and accuracy.	9
1.0	Outline of this work	12
2.1	Definitions	17
2.2	Different types of hierarchical decomposition for a flash type A/D-converter	18
2.3	Hierarchical view of the design process [Gie 00].	19
2.4	Plan-based sizing tools (a) versus optimization-based sizing tools (b) [Gie 00]	22
2.5	Snapshot of the AMGIE specification sheet editor	28
2.6	Hierarchical design flow implemented in the AMGIE synthesis system	29
2.7	Different hierarchical design strategies (the numbers indicate the sequence of the steps	
	executed)	31
2.8	Graphical User Interface (GUI) of the AMGIE system	33
2.9	Software architecture of the AMGIE synthesis system	35
2.10	Petri net of the design controller (one hierarchical level — forward path only, redesign	
	has not been included in the figure).	37
2.11	The Design Controller (DC) retrieves the input, runs the tool and stores the results	38
3.1	Specification margins and ranges.	41
3.2	Filter sequence implemented in the Topology Selection (TS) tool; the darker grey area	
	indicates the overlap between specifications and performance space or its bounding box.	42
3.3	Boundary checking illustrated for (a) one and (b) two performance characteristics	44
3.4	Feasibility check with the relations between two parameters (a) and the result of the	
	combination of both filters (b)	45
3.5	Sizing model generation procedure and application	48
3.6	The estimated area of a MOS transistor (including routing space) as a function of its W	
		52
3.7	O I I I I I I I I I I I I I I I I I I I	52
3.8	Undirected bipartite graph of the one-transistor amplifier circuit.	53
3.9	Directed bipartite graph of the one-transistor amplifier circuit.	54
3.10	Snapshot of the viewer of the sizing optimization process	58
3.11	Schematic of the symmetrical OTA with class-AB output stage	59