

Fabrizio Lombardi
Jing Huang

Editors

DESIGN AND TEST OF DIGITAL CIRCUITS

BY


QUANTUM-00T
CELLULAR
AUTOMATA

TN407
D457

Design and Test of Digital Circuits by Quantum-Dot Cellular Automata

Fabrizio Lombardi
Jing Huang

Editors



**ARTECH
HOUSE**

BOSTON | LONDON
artechhouse.com

Library of Congress Cataloging-in-Publication Data

A catalog record for this book is available from the U.S. Library of Congress.

British Library Cataloguing in Publication Data

A catalogue record for this book is available from the British Library.

ISBN 13: 978-1-59693-267-8

Cover design by Igor Valdman

© 2008 ARTECH HOUSE, INC.

685 Canton Street

Norwood, MA 02062

All rights reserved. Printed and bound in the United States of America. No part of this book may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, recording, or by any information storage and retrieval system, without permission in writing from the publisher. All terms mentioned in this book that are known to be trademarks or service marks have been appropriately capitalized. Artech House cannot attest to the accuracy of this information. Use of a term in this book should not be regarded as affecting the validity of any trademark or service mark.

10 9 8 7 6 5 4 3 2 1

Design and Test of Digital Circuits by Quantum-Dot Cellular Automata

For a listing of recent related titles
turn to the back of this book.

List of Author Affiliations

Fabrizio Lombardi,
Northeastern University

Jing Huang,
Sun Microsystems

Xiaojun Ma
Northeastern University

Mariam Momenzadeh

Marco Ottavi
Northeastern University

Luca Schiano
Advanced Micro Devices

Vamsi Vankamamidi
Northeastern University

Preface

Emerging technologies have been a topic of great interest over the last few years; as predicted by the Technology Roadmap of the Semiconductor Industry, CMOS as today's dominant technology for manufacturing computer systems by Very Large Scale Integration (VLSI) will be encountering serious hurdles in the future. The projected expectations in terms of device density, power dissipation and performance necessitate radically different technologies that provide innovative solutions to integration as well as computing. So-called emerging technologies have been advocated from disparate sources (both industry and academia) to meet these ambitious objectives, while realizing the ever-higher demands posed by the ubiquitous nature of computing in modern society.

This book addresses one of the most interesting among emerging technologies for digital design, Quantum-dot Cellular Automata (QCA). Over the last few decades since its inception at the University of Notre Dame, QCA has dramatically evolved in a dynamic and exciting field of investigation with contributors from all over the world. QCA is a challenging technology that due to its unique structural and operational features represents a revolutionary departure from current practice. QCA relies on principles that are fundamentally different from CMOS and therefore, it may offer unprecedented advantages to solve those challenges that are expected to occur at the end of the technology roadmap. For example, as its operation is based on Coulombic interactions, designers of QCA-based circuits must be made aware of the implications that selective properties (such as those based on switching and clocking) may come into play once a QCA circuit is embedded on a planar layout.

Numerous journal and conference articles have appeared in the technical literature; the last few years have also seen an increased number of professional meetings in which many sessions have been devoted to advances in QCA. However, QCA necessitates an understanding of physical and electrical phenomena that are not readily available from a single source. This book provides a focused reference by which up-to-date topics are treated in detail with direct impact on research

and practical implementations; moreover, its contents reflect an interdisciplinary approach by which scientists and engineers can mutually benefit. Only essential mathematics and physics are presented, while devoting substantial coverage to design and manufacturing issues as well as related topics such as testing, defect modeling and performance.

In this book, we have combined topics that cover the whole spectrum of interests in QCA: starting from a basic characterization at device-level, circuits and modular digital systems (such as memories and universal logic) are introduced to the reader within a systematic and intuitive presentation that include examples as well as comparison metrics. The organization is structured such that starting with an introduction to emerging technologies, up-to-date fundamentals of QCA are reported to engage the reader into the most recent advances of this field as reflected in the detailed treatment of sequential and combinational QCA circuits. The main emphasis is, however, on design and test to include digital QCA circuits and models for characterizing among the many attributes power consumption, defect diagnosis, modularity and fault tolerance. QCA can encompass multiple desirable features within different technological frameworks (based on metal as well as molecular implementations) and new computational paradigms (such as processing-by-wire and storage-by-motion).

The material covered in the chapters requires a basic understanding of physics, mathematics and electrical/electronic engineering, as commonly made available in an undergraduate degree program. This book can therefore be used as a reference as well as textbook for senior elective and graduate courses in nanotechnology, with an emphasis on emerging technologies. Advanced researchers will also find this book interesting as it provides a detailed treatment of QCA and issues involved in integrating basic device functionalities (combinational and sequential) into working circuits and systems. Novel research directions in QCA are also provided for the interested technical investigator. The authors of each chapter have an in-depth knowledge of QCA as reflected in their studies and work experience; this book is the result of the authors' research and development in QCA over more than five years as supported by federal agencies and industrial partners.

This book has been made possible by the collaboration of all authors; also, the authors would like to acknowledge enlightening discussions with Craig Lent (University of Notre Dame), Doug Tougaw (Valparaiso University), Konrad Walus (University of British Columbia), Cecilia Metra (University of Bologna), Salvatore Pontarelli (University of Rome Tor Vergata), Marya Libermann (University of Notre Dame), Niraj Jha (Princeton University), Hamid Hashempour, Sanjukta Bhanja (University of South Florida) and Jose Fortes (University of Florida). Their

insights and comments have been a tremendous encouragement for us to pursue the publication of this book.

Comments on this book can be sent to the editors by electronic mail: Jing Huang (hjing@ece.neu.edu) and Fabrizio Lombardi (lombardi@ece.neu.edu).

Jing Huang
Fabrizio Lombardi
Editors
Boston, Massachusetts
October 2007

Recent Related Artech House Titles

Design and Test of Digital Circuits by Quantum-Dot Cellular Automata, Fabrizio Lombardi and Jing Huang

Nanotechnology Regulation and Policy Worldwide,
Jeffrey H. Matsuura

Organic and Inorganic Nanostructures, Alexi Nabok

Optics of Quantum Dots and Wires, Garnett W. Bryant and
Glenn S. Solomon

Semiconductor Nanostructures for Optoelectronic Applications,
Todd Steiner, editor

Advances in Silicon Carbide Processing and Applications,
Stephen E. Saddow and Anant Agarwal, editors

Microfluidics for Biotechnology, Jean Berthier and Pascal Silberzan

Fundamentals and Applications of Microfluidics, Nam-Trung Nguyen
and Steven T. Wereley

Mathematical Handbook for Electrical Engineers, Sergey A. Leonov
and Alexander I. Leonov

Nanotechnology Applications and Markets, Lawrence Gasman

Nanoelectronics: Principles and Devices, Mircea Dragoman and
Daniela Dragoman

For further information on these and other Artech House titles,
including previously considered out-of-print books now available
through our In-Print-Forever® (IPF®) program, contact:

Artech House
685 Canton Street
Norwood, MA 02062
Phone: 781-769-9750
Fax: 781-769-6334
e-mail: artech@artechhouse.com

Artech House
46 Gillingham Street
London SW1V 1AH UK
Phone: +44 (0)20 7596-8750
Fax: +44 (0)20 7630-0166
e-mail: artech-uk@artechhouse.com

Find us on the World Wide Web at: www.artechhouse.com

Contents

Preface	xiii
Chapter 1 Introduction	1
1.1 Challenges	2
1.2 Previous Work	3
1.3 Contributions	4
1.4 Book Outline	7
References	8
Chapter 2 Nano Devices and Architectures Overview	11
2.1 Nanoelectronic Devices	12
2.1.1 Carbon Nanotube-based Devices	12
2.1.2 Nanowires	14
2.1.3 Molecular Electronic Devices	15
2.1.4 Single-Electron Devices	17
2.1.5 Resonant Tunneling Diodes	21
2.1.6 Spin Transistors	22
2.2 Nano-scale Crossbars	23
2.3 Architectures	25
2.3.1 SET Architecture	26
2.3.2 RTD Architecture	26
2.3.3 NanoFabrics Architecture	27
2.3.4 NanoPLA	29
References	33

Chapter 3	QCA	37
3.1	QCA Implementation	42
3.1.1	Metal QCA	42
3.1.2	Molecular QCA	44
3.1.3	Magnetic QCA	45
3.2	Clocking	46
3.3	Molecular Attachment	49
3.4	Power Gain and Dissipation	51
3.5	QCA Simulators	53
3.5.1	QCADesigner	54
3.6	QCA Circuits	56
3.7	Comparison of Nanotechnology Devices	61
	References	64
Chapter 4	QCA Combinational Logic Design	69
4.1	Gate-based Combinational Logic Design	69
4.1.1	Gate-based Design of QCA with Existing Commercial Synthesis Tools	71
4.2	Logic Synthesis	73
4.2.1	AND/OR-based Logic Synthesis	73
4.2.2	Muroga's MV-based Logic Synthesis	75
4.2.3	MAJORITY Logic Synthesizer (MALS)	75
4.3	Structural Design	75
4.4	AND-OR-Inverter (AOI) Gate	76
4.4.1	AOI Gate Characterization	76
4.4.2	Defect Characterization of the AOI Gate	78
4.4.3	Logic Synthesis Using the AOI Gate	82
4.4.4	Conclusion	87
	References	89
Chapter 5	Logic-Level Testing and Defect Characterization	91
5.1	Logic-Level Testing	91
5.1.1	Stuck-at Test Properties of MV-based Circuits	92
5.1.2	Test Set for MVs	95
5.1.3	C-Testability of MV-based Designs	96
5.2	Defect Characterization of Devices	99
5.2.1	Simulation Engines	101
5.2.2	MV Defect Analysis	102
5.2.3	Interconnect Defect Analysis	107

5.2.4	Probabilistic Analysis and Testing	111
5.2.5	Defect Analysis and Testing of QCA Circuits	116
5.2.6	Scaling in the Presence of Defects	133
5.2.7	Conclusion	140
	References	141
Chapter 6	Two-Dimensional Schemes for Clocking/Timing of QCA Circuits	143
6.1	Clocking Analysis	144
6.2	Two-Dimensional QCA Clocking	146
6.3	Two-Dimensional Wave QCA Clocking	151
6.4	Examples of QCA Circuits	156
6.5	Feedback Paths	159
6.6	Simulation Results	160
6.6.1	2-to-1 Multiplexer	161
6.6.2	One-bit Full Adder	161
6.6.3	RS Flip-flop	161
6.7	Conclusion	162
	References	168
Chapter 7	Tile-Based QCA Design	171
7.1	QCA Design by Tiling	174
7.2	Fully Populated Grid Analysis	176
7.3	Tiles Based on 3×3 Grids	179
7.3.1	Orthogonal Tile	179
7.3.2	Double Fan-out Tile	183
7.3.3	Baseline Tile	187
7.3.4	Fan-in Tile	190
7.3.5	Triple Fan-out Tile	192
7.4	Analysis of Results	195
7.4.1	Configuration Selection	196
7.5	Logic Analysis	196
7.6	Examples of QCA Circuits	200
7.6.1	One-bit Full Adder	200
7.6.2	Parity Checker	201
7.6.3	2-to-4 Decoder	206
7.6.4	2-to-1 MUX	208
7.7	Conclusion	210
	References	211

Chapter 8	Sequential Circuit Design in QCA	213
8.1	RS Flip-flop and D Flip-flop in QCA	214
8.1.1	Defect Characterization of RS Flip-flop	216
8.2	Timing Constraints in QCA Sequential Design	219
8.2.1	Timing Constraints Using RS Flip-flops	220
8.2.2	Timing Constraints using D Flip-flops	221
8.3	Algorithm for Clocking Zone Assignment	221
8.3.1	Algorithm Outline	221
8.3.2	Algorithm Detail	223
8.3.3	Algorithm for Coplanar Device	226
8.3.4	Examples of QCA Circuits	227
8.4	Defect Characterization of QCA Sequential Circuits	229
8.5	Discussion and Conclusion	239
	References	246
Chapter 9	QCA Memory	247
9.1	Introduction	247
9.2	Review of QCA Memories	249
9.3	Parallel Memory Architecture	252
9.3.1	Proposed Parallel QCA Memory Design	252
9.3.2	Clocking Considerations	255
9.3.3	Discussion and Comparison	257
9.3.4	Simulations	261
9.4	Serial Memory Architecture	263
9.4.1	Memory Design by Tiling	263
9.4.2	Clocking and Timing	266
9.4.3	QCA Tiles	268
9.4.4	Simulation	271
9.4.5	Conclusion	285
	References	285
Chapter 10	Implementing Universal Logic in QCA	287
10.1	Universal Gate	288
10.2	Universal Gate Designs	289
10.2.1	AND/OR-based Synthesis	290
10.2.2	MV-based Synthesis	290
10.3	Memory-based LUT	294
10.4	Multiplexer-based LUT	298
10.5	Discussion and Conclusion	301

References	302
Chapter 11 QCA Model for Computing and Energy Analysis	305
11.1 Review on Reversible Computing	306
11.2 Mechanical Model	308
11.2.1 Model of QCA Cell	309
11.2.2 Steady State Energy of QCA Devices	312
11.3 Entropy and Dissipation Analysis	315
11.3.1 Operation of the Mechanical Cell	315
11.4 Landauer and Bennett Clocking Schemes	320
11.5 Conclusion	323
References	325
Chapter 12 Fault Tolerance of Reversible QCA Circuits	327
12.1 Hardware Redundancy Techniques	328
12.2 Majority Multiplexing in QCA	333
12.2.1 Fault Tolerant Capacity	334
12.2.2 Restoration Speed of Multiplexing	336
12.2.3 Summary	338
12.3 Reversible Computing and Fault Tolerance	339
12.4 Energy Dissipation of a Reversible MV Multiplexing System	341
12.4.1 System Without Fault	341
12.4.2 Dissipation in Fault Correction	342
12.5 Conclusion	344
References	347
Chapter 13 Conclusion and Future Work	349
App. A Preliminary for QCA Mechanical Model	353
References	356
App. B Validation of Mechanical Model	357
B.1 Validation of Static Energy Analysis	357
B.2 Validation of Dissipation Analysis	358
References	360
App. C Energy Dissipation Analysis of Circuit Units	363
About the Authors	367

Chapter 1

Introduction

J. Huang, M. Momenzadeh, and F. Lombardi

In the last few decades, the exponential scaling in feature size and increase in processing power have been successfully achieved by conventional lithography-based VLSI technology. However, this trend faces serious challenges due to fundamental physical limits of CMOS technology such as ultra-thin gate oxides, short channel effects, doping fluctuations and increasingly difficult and expensive lithography at nano-scale regimes. It is projected that the scaling process of known-today CMOS technology will end by the channel length of 7 nm by 2019 [1]. There has been extensive research in recent years at nano-scale to supersede conventional CMOS technology. It is anticipated that these technologies can achieve a density of 10^{12} devices/cm² and operate at THz frequencies [2].

Nanotechnology provides new possibilities for computing due to the unique properties that arise at such reduced feature sizes. Among these new devices, *Quantum-dot Cellular Automata* (QCA) [3] [4] relies on new physical phenomena (such as Coulombic interactions), and innovative techniques that radically depart from a CMOS-based model. QCA not only gives a solution at nano-scale, but it also offers a new method of computation and information transformation [5] [6]. Consider the processing features of CMOS systems: some circuits (i.e., logic gates) perform computation, while others (i.e., wires) are used for signal/data transfer and communication. In contrast, *computation and communication* occurs simultaneously in QCA [5]. QCA uses two basic logic gates, namely the INV and Majority Voter (MV). QCA is very promising because with this technology, computational paradigms which radically depart from traditional CMOS, can be implemented [7] [8] [9]. QCA design involves diverse and new paradigms such

as *memory-in-motion* and *processing-by-wire* [7] [10]. Memory-in-motion is an instance of the more general paradigm of processing-by-wire. Processing-by-wire (PBW) [10] is the QCA capability by which information manipulation can be accomplished, while transmission and communication of signals take place. PBW capabilities can be observed in the so-called inverter chain as well as in the arrangement of the cells in an MV. Besides the extra-high density feature, QCA can provide ultralow power dissipation and true power gain [11] [12] which are very promising due to the high density of this nano device. Recent development in QCA manufacturing involves molecular implementation. It is expected that molecular QCA will be manufacturing using DNA self-assembly and/or large scale cell deposition on insulated substrates [13].

1.1 CHALLENGES

The small size of QCA-based systems combined with their manufacturing methods (such as self-assembly) are substantially different from CMOS and make them more susceptible to defects and faults. In addition, defect in QCA manufacturing may well manifest themselves differently at logic level than CMOS. Defect characterization is therefore vital to design and test of QCA systems.

One of the fundamental issues in the testing community is the radical shift in computation and fabrication technology and its effect on the test flow. Do test generation and design-for-test become even intractable? Since the manufacturing process for nano devices is ill-defined, it is extremely difficult to address manufacturing testing problems. However, it would be inappropriate to ignore testing of these devices until the manufacturing state. QCA has the capability to provide defect tolerant operation and architectures that avoids massive logic redundancy or post-fabrication configuration. For QCA, placing individual cells on specific location on the substrate is difficult, and various types of cell misplacement defects may occur (such as cell misalignment, missing cell, or additional cell). These defects can have a substantial effect on the functionality of the device and hence the circuit. So proper testing of these devices for manufacturing defects plays a major role for quality of QCA-based circuits. Since the basic logic elements of a QCA-based design are different from conventional CMOS design, they need different testing schemes.

Moreover there are other manufacturing defects (such as faults in the clocking circuitry and the I/O mechanism) that may not occur during cell synthesis phase (in which the individual cells or molecules are manufactured) or deposition phase (in which the cells are placed in a specific location on the surface). Some of these faults