
# Signal Integrity Effects in Custom IC and ASIC Designs



Edited by RAMINDERPAL SINGH

TN 1 / S 5 78 + 2

# SIGNAL INTEGRITY EFFECTS IN CUSTOM IC AND ASIC DESIGNS

Edited by

# **Raminderpal Singh**

Mixed-Signal Design Kits

IBM









JOHN WILEY & SONS, INC.



This book is printed on acid-free paper.

Copyright ©2002 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923, (978)750-8400, fax (978)750-4744. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 605 Third Avenue, New York, NY 10158-0012, (212)850-6011, fax (212)850-6008. E-Mail: PERMREQ@WILEY.COM.

For ordering and customer service, call 1-800-CALL WILEY.

Library of Congress Cataloging-in-Publication is available.

ISBN 0-471-15042-8

Printed in the United States of America. 10 9 8 7 6 5 4 3 2 1

# SIGNAL INTEGRITY EFFECTS IN CUSTOM IC AND ASIC DESIGNS

# IEEE Press 445 Hoes Lane, P.O. Box 1331 Piscataway, NJ 08855-1331

# Stamatios V. Kartalopoulos, Editor in Chief

M. Akay	M. Eden	M. Padgett
J. B. Anderson	M. E. El-Hawary	M. S. Newman
R. J. Baker	R. J. Herrick	W. D. Reeve
J. E. Brewer	R. F. Hoyt	G. Zobrist
	D Kirk	

Kenneth Moore, Director of IEEE Press
Catherine Faduska, Senior Acquisitions Editor
John Griffin, Acquisitions Editor
Anthony VenGraitis, Project Editor

## **Technical Reviewers**

Prashant Saxena, *Intel Corporation*Laurence H. Cooke, Independent Consultant
Fred C. Ford, Cadence Design Systems, Inc.
Louis K. Scheffer, Cadence Design Systems, Inc.

Cover image provided by:
Michael W. Davidson
National High Magnetic Field Laboratory
Florida State University

# From the Early Days of CMOS to Today

For the last two decades, digital designers have not been very concerned with Signal Integrity (SI) issues. While these issues always existed, they were either insignificant high-order effects or they were masked by conservative design rules and structures. Analog designers did concern themselves with some SI issues, such as substrate and power/ground noise, but integration of analog and complex digital design has been rarely done until recently. The SI issues, if there were any, were analog only issues. Now times have changed. As we move into ever-deeper submicron processes, all of those high-order SI effects are becoming significant. Digital designers can no longer ignore SI issues and expect to create complex, leading-edge designs that work. Analog designers cannot limit their SI analysis to the analog design; they now must be aware of the SI issues between the analog and digital sections of a design. Until EDA tools and systems of design can again successfully hide these new complexities of semiconductor design, it is an issue that must concern all digital and analog designers.

Much of the complacency of digital designers over the last two decades is a result of designing with CMOS logic, a low-power, high-gain, noise-insensitive, logic family. CMOS has been very forgiving. It continues to operate all the way down below 1 Volt. It has enjoyed large valid signal voltage ranges, allowing robust libraries of logic functions with a wide range of different thresholds. All of these features have kept CMOS the dominate digital semiconductor process for over an order of magnitude lithography reduction. Oddly enough, it did not start out that way. CMOS was originally a slow watch chip circuit design. It had too many SI issues to be considered useful in more complex systems. Latch-up was the most serious concern. Early CMOS chips easily latched up, due to insufficient power/ground distribution and lack of chip output isolation. These problems were better understood and solved about the time that interconnect began dominating two layer metal processes. Once the level of complexity caused the interconnect and not the added overhead of complimentary transistor pair design to be the area limiting feature, CMOS became a viable technology, but its advantageous speed-power product vaulted it onto the primary technology as TTL and N-MOS became too difficult to cool.

In those early days, CMOS was so forgiving that there were occasions when CMOS SRAMS would seem to work without their power connected. It was only necessary to keep enough Vdd levels on the input pins to charge up the power/ground structure through the protection diodes. The frequent well taps from a thoroughly connected set of power/ground grids meant the IR drop and 1+ Volts of internal power/ground noise still left more than a volt of noise margin on these 5 Volt devices. It was merely a matter of appropriately de-rating the devices. The process dimensions were so large that crosstalk was negligible, even with the fast switching speeds of CMOS. Indeed, as the technology was so forgiving, EDA could focus on the more pressing job of handling the ever increasing complexity of semiconductor devices.

We have now pushed the semiconductor lithography to the point where all these issues are returning. Today wires are an order of magnitude closer together than when we first started to use CMOS. Crosstalk issues become significant on wires that are even less than half the distance of the edge dimension of many of today's chips. At today's level of complexity and performance, even CMOS consumes too much power. To compensate we have moved to lower and lower operating voltages, which has made the power/ground distribution, once so easily over-designed, insufficient to consistently maintain adequate noise margins for all the devices on the chip. At the same time, this power issue has increased the need for more active on-chip power control, further aggravating the problem. Finally, the need to integrate analog and digital circuits and sophisticated I/O designs, while minimizing the spacing between them, has increased the need to control substrate noise.

Oddly enough the same features which made CMOS so attractive are now the source of our SI issues. Power/ground and substrate noise is largely a function of the capacitive-switching nature of CMOS, which gives it such a good speed-power product. Similarly, the high gain of CMOS, which provides such high performance also increases the dV/dt of the signals, which in turn contributes to aggressor nets. Until we come up with a better technology, we must attempt to solve the problems with the one we have.

**xii** FOREWORD

The EDA industry has been very good at abstracting and hiding the complexity of the process of designing complex semiconductor chips. Until they have indisputably solved all the SI issues in deep submicron designs, analog and digital development engineers must be aware of, and deal with, these issues themselves. Unfortunately, these issues are not easily solved. Simple rules of avoidance for such issues as crosstalk and IR drop result in uncompetitive products due to excessive over-design. On the other hand simplistic detection and individual correction leads to excessive inspection of good devices if too conservative, or the existence of SI problems in the real silicon if too optimistic. While engineers find individual inspection of 1000s of good components of a complex system design both time consuming and tedious, the alternative is far worse. Real SI problems in silicon are hard to detect, and even harder to isolate. They are intermittent enough to escape normal testing, which means they are often found in system debug, not at chip test. They are not only intermittent, but they often manifest themselves with intermittently different signatures. This makes them extremely difficult to isolate. For example, a marginal power distribution problem would likely manifest itself as a lost cycle or state in one part of the chip during high activity of that part in conjunction with high activity in some but not all of the adjacent parts of the chip. It could then manifest itself on many different types of activity within that part of the chip, given there is sufficient activity around that part of the chip. The specific activity and the areas of activity can be different so long as the overall activity level lowers the operating voltage enough to cause a problem. Unless a power problem is suspected, the normal digital debug techniques will not lead to a consistent result. Take the old un-powered SRAM, mentioned above, as a specific example. It failed only occasionally when the address zero (00000) was left on the inputs for too long (because the part had no power). Normal testing saw intermittent failures around address 0, but not always on address 0 (since the discharge is activity dependent).

Given the inability to observe the internal states of today's complex System on Chip ICs (SoCs), some digital problems can take months of debug to isolate and correct, and SI problems in real silicon can take even longer. Ignoring the problem, or using optimistic checkers, is not an option. This leaves the need for more accurate modeling, detection and correction of today's SI issues. The need for better solutions to the SI issues is obvious, but as a result of past complacency, there has been little effort, until now, to provide a book, that serves as the starting point for such solutions. All digital and analog design engineers that plan on developing large complex SoCs, using deep submicron semiconductor technology, had well brush up on today's SI problems and their solutions, which this book covers.

LAURENCE H. COOKE

Independent Consultant San Jose, California

# Signal Integrity: A Problem for Design and CAD Engineers

The electronics revolution is built upon the idea of expressing information as electronic signals. Operations on these signals, when compared to the mechanical operations that proceeded them, are quick, accurate, and reliable. Moreover, the circuits that use these signals are very small, and can be built in enormous numbers at low cost by printing them on the surface of a silicon wafer. The electronics revolution of the past 50 years is a direct result of the advances in processing electronic signals.

These signals are generated, transported, and detected by nonideal physical structures, and hence are subject to various forms of distortion and corruption. Part of the engineering effort of chip design is making sure these distortions do not rise to the level where they adversely affect the chip function. This is the problem of signal integrity. This can be further divided into three parts—How do you get the raw data you need? How do you determine if you have a problem, and then how do you design so the problem is reduced to a tolerable magnitude? In this case, the raw data is obtained through parasitic extraction, analysis, and modeling operate on this data to find possible problems, and various design methods can be used to avoid and/or correct the problems when found.

Parasitic extraction is an important problem in its own right. Analysis and modeling are crucial, and form the bulk of the papers here. By and large the problem is one of efficiency and not of theory; field solvers and circuit simulators are widely believed to be sufficiently accurate, but are simply too slow and of too-limited capacity for use on modern chips containing millions of signals. Design techniques to minimize, prevent, work around, and fix signal integrity problems are limited only by the imaginations of engineers, and are well represented here.

In the digital domain, we can easily specify what we mean by Signal Integrity. We must not confuse a one and a zero, and the timing of the signal must lead to proper operation at the required speed. Analog criteria are more complex since many different aspects of the signal representations may be important. Furthermore, the allowed levels of corruption are usually much lower than those needed to prevent errors in digital logic.

The main signal integrity problems are crosstalk noise, crosstalk induced delay variations, power supply voltage drop, self and mutual inductance, and substrate coupling.

Crosstalk noise and crosstalk-induced delay variations are changes induced in a nominal signal by interference from neighboring nets. These effects have become steadily more important as interconnect lines have become thicker in proportion to their width, with the corresponding increase in the ratio of coupling to grounded capacitance.

Crosstalk noise can be treated on several levels—it can be analyzed either exactly through circuit simulation, or approximately by means of various simplifications. Purely digital effects (such as two lines that cannot switch in the same clock cycle because of their logical relationship) can be included or ignored. Ultimately, the objective is not to analyze these problems but to produce a chip that is free of them. Towards this end, changes in the design process, ranging from state assignment to global and detailed routing, can be used to reduce these effects.

Crosstalk induced delay variation was first ignored, then treated simply as a Miller-induced multiplier for coupling capacitance, then treated explicitly. Both approaches are covered here.

Voltage drops in the power supply network, either static or dynamic, are conceptually simple. Since the networks are huge, however, considerable effort has gone into computational simplifications. This also leads naturally into electromigration concerns (technically a design integrity problem, but closely related.

Inductance is another area that is well understood if efficiency is not a concern. Simulating the chip including a huge network of RLC's and including coupled inductors will give the right result—one that matches silicon. Unfortunately, this approach is computationally infeasible for all but the smallest chips. Thus, how inductance can be extracted, how it is modeled, and how it can be avoided are of prime concern.

**xiv** FOREWORD

Substrate coupling arises since all parts of the chip are built on a common, electrically conductive substrate, the silicon wafer. This is well-known among analog designers, especially those that must contend with large noisy digital circuits on the same chip. Unlike the other problems mentioned so far, it can still be ignored by purely digital designers working in CMOS. But as chips get bigger, and hence are more likely to implement systems with at least some analog portions, the problem cannot be ignored. It must certainly be considered during floorplanning, and verified after layout.

Chip designers do not need to be experts in each of these areas, which is fortunate since each problem is complex in its own right. Chip designers do, however, need to understand each of these problems well enough to know when a more detailed examination is warranted, or whether a simple approach to avoiding the problem will suffice. Even this limited understanding has been difficult to come by. Because these problems are highly technical, and because they have gradually appeared over the last decade, the relevant papers are widely scattered through the technical literature. They are found in the proceedings of many different conferences and in the journals of many different technical societies. It is highly unlikely for any one individual to have easy access to all this material, or to even know that some of it exists.

This book performs a valuable service by bringing these papers together. In addition to easy reference, it provides a good overview of the field, and a convenient way to compare different authors' approaches to the same problem. This book deserves to be on the shelf of modern chip designers, whether they are seeking detailed analysis methods or simply to reassure themselves that a particular problem is not critical on their chip.

Louis K. Scheffer

Fellow, Cadence Design Systems San Jose, California

# **Preface**

Signal Integrity is no longer an issue for microprocessor and radio frequency designers who designed high-end custom IC designs. As technology scales, clock frequencies rise, and the need for higher integration of analog and digital IP blocks increases, unwanted parasitic effects become more and more a gating factor to IC design project success. Many of these effects can be prevented or analyzed and fixed in isolation, but increasingly they are becoming highly dependent on each other. This all creates a lot of confusion and subjective opinion in the IC design world about how to deal with these new problems. The purpose of this book is to help clear these confusions, and offer a number of methods for IC designers and CAD engineers to model, and then solve, these problems.

This book has been structured to be useful to both new and advanced digital and mixed-signal IC engineers. To enable this, each part is carefully partitioned with one or two leading tutorial papers. Tutorial papers are followed by papers on issues such as analysis, extraction, and modeling techniques, as well as optimization/reduction and design methods. Finally, useful papers are presented from related topics.

The book begins with a paper presenting a Designer's Perspective to Signal Integrity Effects in System-on-Chip Design. This paper has been authored by hardware and software engineers from companies worldwide, and provides a real-life overview of the design issues faced.

In Part 1, a series of papers covering Interconnect Crosstalk are presented. Issues such as noise-aware static timing analysis, and post-layout routing optimization are discussed.

In Part 2, Inductance Effects are discussed. Issues such as when inductance is important, inductance extraction, and design techniques are covered.

In Part 3, Power Grid and Distribution Noise is presented. Issues such as floorplanning methods and electromigration are covered. Mixed-signal supply noise issues are also presented.

Finally, in Part 4, Substrate Noise issues are discussed. Issues such as extraction and design techniques are covered, as well as general noise issues in mixed-signal IC design.

With such a broad range of topics involved in Signal Integrity in IC designs, this book cannot possibly cover every topic of interest, and there are without doubt other books that offer more details in very specific areas. However, it is my hope that this book will act as a sufficient central reference point for Signal Integrity issues (both now and going forward), helping the reader both understand the various issues and offering practical methods for integrating the effects in design flows.

RAMINDERPAL SINGH raminder@us.ibm.com

Essex Junction, Vermont September 2001

# Acknowledgments

This book has been made possible by numerous people, whom I wish to acknowledge here. First, I would like to offer my gratitude to my family and friends. My wife, Satveer Kaur, and my kids have shown endless patience, love, and support. I would like to thank Sukhmandir Singh Khalsa for being who he is. Last, my thoughts are always with my dearest friend, Harbhajan Singh Lalpuria, and his wonderful family.

I would like to thank the reviewers for their help: Larry Cooke, Lou Scheffer, Fred Ford, and Prashant Saxena. A special thanks goes to Larry and Prashant for their advice and time, and to Larry and Lou for writing very good Forewords. Also, many thanks to the numerous paper authors who have been very helpful in providing source files. Many thanks to the numerous people who have provided excellent references for promotion of this book.

Many Cadence and other colleagues have helped me in various ways, and I would like to thank them all. Particularly, I would like to thank Larry Drenan for supporting this initiative.

Finally, I would like to thank all the IEEE Press and Wiley staff for their support.

R. S.

# Contents

FOREWORD	
From the Early Days of CMOS to Today	х
L. H. Cooke	
Signal Integrity: A Problem for Design and CAD Engineers	xii
L. Scheffer	
PREFACE	XV
ACKNOWLEDGMENTS	XV
Signal Integrity Effects in System-on-Chip Designs—A Designer's Perspective	1
L. Cooke, M. Goossens, P. Hoxey, T. Inoue, D. Overhauser, P. Saxena, and R. Singh (Original Paper)	•
PART 1 INTERCONNECT CROSSTALK	13
Tutorial	
Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits	15
K. L. Shepard, V. Narayanan, and R. Rose (IEEE Transactions on Computer-Aided Design of Integrated	
Circuits and Systems, August 1999) FastCap: A Multipole Accelerated 3-D Capacitance Extraction Program	
K. Nabors and J. White (IEEE Transactions on Computer-Aided Design of Integrated Circuits and	35
Systems, November 1991)	
Modeling, Analysis	
Efficient Coupled Noise Estimation for On-Chip Interconnects	49
A. Devgan (Proceedings of the International Conference on Computer-Aided Design, November 1997)	
Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise	55
P. Chen, D. A. Kirkpatrick, and K. Keutzer (Proceedings of the International Conference on Computer-	
Aided Design, November 2000) Digital Sensitivity: Predicting Signal Interaction using Functional Analysis	
D. A. Kirkpatrick and A. L. Sangiovanni-Vincentelli ( <i>Proceedings of the International Conference on</i>	63
Computer-Aided Design, November 1996)	
Optimization	
Crosstalk Reduction for VLSI	69
A. Vittal and M. Marek-Sadowska (IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, March 1997)	
Noise-aware Repeater Insertion and Wire Sizing For On-Chip Interconnect Hierarchical Moment-Matching	79
C. Chen and N. Menezes (Proceedings of the Design Automation Conference, June 1999)	
Post Global Routing Crosstalk Synthesis	85
T. Xue, E. S. Kuh, and D. Wang (IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, December 1997)	

**vi** CONTENTS

Minimum Crosstalk Channel Routing	99
T. Gao and C. L. Liu (IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, May 1996)	
Reducing Cross-Coupling among Interconnect Wires in Deep-Submicron Datapath Design	109
JS. Yim and CM. Kyung (Proceedings of the Design Automation Conference, June 1999)	
A Postprocessing Algorithm for Crosstalk-driven Wire Perturbation	115
P. Saxena and C. L. Liu (IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, June 2000)	
Design	
Noise in Digital Dynamic CMOS Circuits	129
P. Larsson and C. Svensson (IEEE Journal of Solid-State Circuits, June 1994)	
Design of Dynamic Circuits with Enhanced Noise Tolerance	137
S. Bobba and I. N. Hajj (Proceedings of the ASIC/SOC Conference, September 1999)	
Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design	143
KW. Kim, KH. Baek, N. Shanbhag, C. L. Liu, and S. Kang ( <i>Proceedings of the International Conference on Computer-Aided Design</i> , November 2000)	
Related Topic: Issues with Emerging Processes and Circuit Styles	
High Frequency Simulation and Characterization of Advanced Copper Interconnects	147
C. Cregut, G. Le Carval, J. Chilo (Proceedings of the International Conference on Interconnect Technology, May 1999)	
Static Noise Analysis for Digital Integrated Circuits in Partially-Depleted Silicon-On-Insulator Technology	151
K. L. Shepard and DJ. Kim (Proceedings of the Design Automation Conference, June 2000)	
Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation	155
CH. Cheng, SC. Chang, SD. Li, WB. Jone, and JS. Wang ( <i>Proceedings of the International Conference on Computer-Aided Design</i> , November 2000)	
PART 2 INDUCTANCE EFFECTS	159
Tutorial	
On-Chip Wiring Design Challenges for Gigahertz Operation	161
A. Deutsch, P. W. Coteus, G. V. Kopcsay, H. H. Smith, C. W. Surovic, B. L. Krauter, D. C. Edelstein, and P. J. Restle ( <i>Special Proceedings of IEEE</i> , June 2001)	
IC Analyses Including Extracted Inductance Models	189
M. W. Beattie and L. T. Pileggi (Proceedings of the Design Automation Conference, June 1999)	
Extraction	
FASTHENRY: A Multipole-Accelerated 3-D Inductance Extraction Program	195
M. Kamon, M. J. Tsuk, and J. K. White ( <i>IEEE Transactions on Microwave Theory and Techniques</i> , September 1994)	
Full-Chip, Three-Dimensional, Shapes-Based RLC Extraction	205
K. L. Shepard, D. Sitaram, and Y. Zheng ( <i>Proceedings of the International Conference on Computer-Aided Design</i> , November 2000)	

CONTENTS		v

Modeling, Analysis	
On-Chip Inductance Modeling and Analysis K. Gala, V. Zolotov, R. Panda, B. Young, J. Wang, and D. Blaauw ( <i>Proceedings of the Design Automation</i>	213
Conference, June 2000)	
How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K	219
A. Devgan, H. Ji, and W. Dai ( <i>Proceedings of the International Conference on Computer-Aided Design</i> , November 2000)	
Figures of Merit to Characterize the Importance of On-Chip Inductance	225
Y. I. Ismail, E. G. Friedman, and J. L. Neves ( <i>Proceedings of the Design Automation Conference</i> , June 1998)	223
Design, Optimization	
Layout Techniques for Minimizing On-Chip Interconnect Self Inductance	231
Y. Massoud, S. Majors, T. Bustami, and J. White ( <i>Proceedings of the Design Automation Conference</i> , June 1998)	
A Twisted-Bundle Layout Structure for Minimizing Inductive Coupling Noise	237
G. Zhong, CK. Koh, and K. Roy (Proceedings of the International Conference on Computer-Aided Design, November 2000)	
PART 3 POWER GRID AND DISTRIBUTION NOISE	243
Tutorial	
Full-Chip Verification of UDSM Designs	245
R. Saleh, D. Overhauser, and S. Taylor ( <i>Proceedings of the International Conference on Computer-Aided Design</i> , November 1998)	
Power Supply Noise in Future IC's: A Crystal Ball Reading	253
P. Larsson (Proceedings of the Custom Integrated Circuits Conference, May 1999)	255
Modeling, Analysis	
A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs	261
JS. Yim, SO. Bae, and CM. Kyung (Proceedings of the Design Automation Conference, June 1999)	
Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design	267
H. H. Chen and D. D. Ling (Proceedings of the Design Automation Conference, June 1997)	
Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices	273
YM. Jiang, KT. Cheng (Proceedings of the Design Automation Conference, June 1999)	
Full-Chip Signal Interconnect Analysis for Electromigration Reliability	279
S. Rochel and N. S. Nagaraj (Proceedings of the First International Symposium on Quality Electronic Design, March 2000)	
Optimization	
Power Dissipation Analysis and Optimization of Deep Submicron CMOS Digital Circuits	283
R. X. Gu and M. I. Elmasry (IEEE Journal of Solid-State Circuits, May 1996)	_55
Simulation and Optimization of the Power Distribution Network in VLSI Circuits	291
G. Bai, S. Bobba, and I. N. Hajj (Proceedings of the International Conference on Computer-Aided Design, November 2000)	
Design	
Design Strategies and Decoupling Techniques for Reducing the Effects of Electrical Interference in Mixed-	297
Mode IC's  M. Ingels and M. S. Steyaert ( <i>IEEE Journal of Solid-State Circuits</i> , July 1997)	<i>29 1</i>
× / / /	

**viii** CONTENTS

Design and Analysis of Power Distribution Networks in Power PC Microprocessors  A. Dharchoudhury, R. Panda, D. Blaauw, and R. Vaidyanathan ( <i>Proceedings of the Design Automation Conference</i> , June 1998)	303
Related Topic: Package Modeling and Design for Power Distribution	
Modeling the Power and Ground Effects of BGA Packages  M. F. Caggiano, B. DelGiudice, and K. L. Tornquist ( <i>IEEE Transactions on Avdanced Packaging</i> , May	309
2000) Effects of Power/Ground Via Distribution on the Power/Ground Performance of C4/BGA Packages J. Zhao, J. Zhang, and J. Fang (Proceedings of the 7th Topical Meeting on Electrical Performance of Electronic Packaging, October 1998)	317
Power Distribution Fidelity of Wirebond Compared to Flip Chip Devices in Grid Array Packages  H. Hashemi and D. Herrell ( <i>Proceedings of the 5th Topical Meeting on Electrical Performance of Electronic Packaging</i> , October 1996)	321
Forming Damped <i>LRC</i> Parasitic Circuits in Simultaneously Switched CMOS Output Buffers  T. J. Gabara, W. C. Fischer, J. Harrington, and W. W. Troutman ( <i>IEEE Journal of Solid-State Circuits</i> , March 1997)	325
PART 4 SUBSTRATE NOISE	337
Tutorial	
Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits D. K. Su, M. J. Loinaz, S. Masui, B. A. Wooley ( <i>IEEE Journal of Solid-State Circuits</i> , April 1993)	339
Principles of Substrate Crosstalk Generation in CMOS Circuits  J. Briaire and K. S. Krisch ( <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , June 2000)	351
Experimental Comparison of Substrate Noise Coupling Using Different Wafer Types  X. Aragonès and A. Rubio ( <i>IEEE Journal of Solid-State Circuits</i> , October 1999)	361
Modeling, Analysis	
Modeling and Analysis of Substrate Coupling in Integrated Circuits	367
R. Gharpurey and R. G. Meyer (IEEE Journal of Solid-State Circuits, March 1996)	
Fast Methods for Extraction and Sparsification of Substrate Coupling	377
J. Kanapka, J. Phillips, and J. White (Proceedings of the Design Automation Conference, June 2000)	
SUBWAVE: A Methodology for Modeling Digital Substrate Noise Injection in Mixed-Signal ICs P. Miliozzi, L. Carloni, E. Charbon, and A. Sangiovanni-Vincentelli ( <i>Proceedings of the Custom Integrated Circuits Conference</i> , May 1996)	383
Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation T. Li, CH. Tsai, E. Rosenbaum, and SM. Kang ( <i>Proceedings of the Design Automation Conference</i> , June 1999)	387
Design	
Analysis of Ground-Bounce Induced Substrate Noise Coupling in a Low Resistive Bulk Epitaxial Process:  Design Strategies to Minimize Noise Effects on a Mixed-Signal Chip  M. Felder and J. Ganger ( <i>IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal</i>	393
Processing, November 1999)	
A Methodology for Measurement and Characterization of Substrate Noise in High Frequency Circuits  R. Gharpurey ( <i>Proceedings of the Custom Integrated Circuits Conference</i> , May 1999)	403
Measurement of Digital Noise in Mixed-Signal Integrated Circuits  Conjerence, May 1999)	407
K. Makie-Fukuda, T. Kikuchi, T. Matsuura, and M. Hotta ( <i>IEEE Journal of Solid-State Circuits</i> , February 1995)	407

CONTENTS	ix
Effects of Substrate Resistances on LNA Performance and a Bondpad Structure for Reducing the Effects in a Silicon Bipolar Technology	413
J. T. Colvin, S. S. Bhatia, and K. K. O (IEEE Journal of Solid-State Circuits, September 1999)	
A Study of Oscillator Jitter Due to Supply and Substrate Noise	419
F. Herzel and B. Razavi (IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal	
Processing, January 1999)	
Related Topic: Integrating Analog Circuits in Digital Designs	
CMOS Technology Characterization for Analog and RF Design	427
B. Razavi (IEEE Journal of Solid-State Circuits, March 1999)	
Noise Reduction Is Crucial to Mixed-Signal ASIC Design Success (Parts I & II)	437
J. Twomey (Electronic Design Magazine, October 30 and December 4, 2000)	
AUTHOR INDEX	447
SUBJECT INDEX	449
ABOUT THE EDITOR	453

# Signal Integrity Effects in System-on-Chip Designs - A Designer's Perspective

LAURENCE H. COOKE (Independent Consultant), MARTIJN GOOSSENS (Philips Research, Netherlands), PAUL HOXEY (ARM, UK), TAKAHIDE INOUE (Japanese Special Interest Group, VSIA), DAVID OVERHAUSER (Simplex Solutions, USA), PRASHANT SAXENA (Intel Corp, USA), RAMINDERPAL SINGH (IBM, USA)

Abstract - In this paper, we present a designer's perspective to the signal integrity issues that affect authors and integrators of blocks used in System-on-Chip designs. In particular, after presenting typical process parameters used for such designs, we focus on signal integrity issues in the context of power grid noise, interconnect crosstalk and substrate coupling. In each case, we describe the problem from the point of view of System-on-Chip designers (both block authors and block integrators), and briefly discuss standard techniques that are used to alleviate the problem.

### 1 INTRODUCTION

System-on-Chip (SoC) design has taken many meanings for IC designers. However, for all of them, the issues of Intellectual Property (IP) block integration and verification are important problems. As technologies scale, it becomes very difficult to both design (or "author") IP blocks and then integrate them. In this paper, a background is presented on the Signal Integrity (SI) problems that designers face and the overall need to tackle them in SoC designs.

It is important for the designer to understand the design process of IP block authoring to integration, and the processes that System-on-Chip Designers typically design within. The following subsections cover these topics. These are followed by sections on the issues of power grid noise, interconnect crosstalk, and substrate coupling. This paper complements the material presented in this book, and although much of the content in this paper involves a basic understanding of SI, advanced knowledge is not a prerequisite.

### 1.1 The Process of System-on-Chip Design

Today's semiconductor fabrication technology can manufacture chips containing tens of millions of gates, thus allowing full systems to be integrated onto a single semiconductor chip. Using current Electronic Design Automation (EDA) techniques, creating such SoCs from scratch would require an army of engineers. As a result, there has been considerable effort on the development of methodologies centered on design reuse in order to minimize the amount of re-engineering of each new chip. Most of these SoC methodologies involve the selection and integration of appropriate existing internal or third party IP blocks - called Virtual Components (VCs) - based on an architecture which meets the original product requirement.

This SoC methodology effort involves the specification of standard formats and interface requirements that will ensure the successful reuse and integration of such VCs. This allows the separation of VC creation and SoC integration, and has helped legitimize the emerging third party IP business. As a result, most SoC design methodologies focus on the creation of IP libraries containing appropriately collared VCs, along with the techniques to extract and integrate these existing, qualified VCs into an SoC. By the very nature of these methods, there is considerable data hidden within the VCs. The key to successful integration is the provision of sufficient information about each VC to the integrator to allow successful integration of these components. If the components are all *soft* (i.e., in an RTL format such as VHDL or Verilog), such data hiding is minimized and the blocks may be physically implemented together. On the other hand, if the VCs are *hard* (i.e., polygons in a layout in, for example, GDSII format), a form of block-based implementation must be used. In this case, the VCs are viewed as black boxes that must be physically integrated together. Their functional, clock, test and physical requirements must be sufficiently delineated to properly integrate such VCs with the rest of the SoC design.