

The background of the book cover is a detailed, stylized microchip layout. It features a complex network of brown lines representing interconnects, with various rectangular blocks of different sizes and colors (light green, light brown, and white) representing functional blocks or memory arrays. The layout is dense and intricate, typical of a high-frequency integrated circuit design.

Howard C. Luong and Gerry C. T. Leung

# Low-Voltage CMOS RF Frequency Synthesizers

CAMBRIDGE

TN74

L964

# LOW-VOLTAGE CMOS RF FREQUENCY SYNTHESIZERS

HOWARD CAM LUONG AND GERRY CHI TAK LEUNG

*Department of Electrical and Electronic Engineering  
Hong Kong University of Science and Technology*



E200601307



**CAMBRIDGE**  
UNIVERSITY PRESS

PUBLISHED BY THE PRESS SYNDICATE OF THE UNIVERSITY OF CAMBRIDGE  
The Pitt Building, Trumpington Street, Cambridge, United Kingdom

CAMBRIDGE UNIVERSITY PRESS  
The Edinburgh Building, Cambridge, CB2 2RU, UK  
40 West 20th Street, New York, NY 10011-4211, USA  
477 Williamstown Road, Port Melbourne, VIC 3207, Australia  
Ruiz de Alarcón 13, 28014 Madrid, Spain  
Dock House, The Waterfront, Cape Town 8001, South Africa  
<http://www.cambridge.org>

© Cambridge University Press 2004

This book is in copyright. Subject to statutory exception  
and to the provisions of relevant collective licensing agreements,  
no reproduction of any part may take place without  
the written permission of Cambridge University Press.

First published 2004

Printed in the United Kingdom at the University Press, Cambridge

Typeface Times 11/14 pt. System L<sup>A</sup>T<sub>E</sub>X 2<sub>ε</sub> [TB]

*A catalog record for this book is available from the British Library*

*Library of Congress Cataloging in Publication data*

Luong, Howard C. (Howard Cam)

Low-voltage RF CMOS frequency synthesizers/Howard Cam Luong and Gerry Chi Tak Leung.  
p. cm.

Includes bibliographical references and index.

ISBN 0 521 83777 4

1. Frequency synthesizers – Design and construction. 2. Metal oxide semiconductors,  
Complementary – Design and construction. I. Leung, Gerry Chi Tak, 1979– II. Title.

TK7872.F73L86 2004

621.3815'486 – dc22 2004045182

ISBN 0 521 83777 4 hardback

## LOW-VOLTAGE CMOS RF FREQUENCY SYNTHESIZERS

A frequency synthesizer is one of the most critical building blocks in any wireless transceiver system. Its design is getting more and more challenging as the demand for low-voltage low-power high-frequency wireless systems continuously grows. As the supply voltage is decreased, many existing design techniques are no longer applicable. This book provides the reader with architectures and design techniques that enable CMOS frequency synthesizers to operate at low supply voltages, at high frequencies with good phase noise and with low power consumption. In addition to updating the reader on many of these techniques in depth, this book will also introduce useful guidelines and step-by-step procedures on behaviour simulations of frequency synthesizers. Finally, three successfully demonstrated CMOS synthesizer prototypes with detailed design consideration and description will be presented to illustrate potential applications of the architectures and design techniques described. The book is intended for engineers, managers and researchers who are working or interested in radio-frequency integrated-circuit design for wireless applications.

HOWARD C. LUONG is an associate professor at the Hong Kong University of Science and Technology. He has published over 50 conference and journal papers on low-voltage wireless transceivers and synthesizer designs. He holds two US patents and has five pending. He is a co-author of *Design of Low-Voltage CMOS Switched-Opamp Switched-Capacitor Systems* published by Kluwer Academic Publishers in 2003.

GERRY C. T. LEUNG was a research assistant at the Hong Kong University of Science and Technology. He is currently working as an RFIC designer at Innovative Systems Corporated, Hong Kong.

## Preface

A frequency synthesizer is one of the most critical building blocks in any integrated wireless transceiver system. Its design is getting more and more challenging as the demand for low-voltage low-power high-frequency wireless systems is continuously increased. At the same time, CMOS processes have advanced and been shown to be more and more attractive due to their potential in achieving systems with the highest integration level and the lowest cost. On the other hand, as the supply voltage is lowered, many existing design techniques for integrated frequency synthesizers are no longer applicable. However, it is still desirable to design RF frequency synthesizers at low supply voltages not only because of the device reliability due to the technology scaling but also because of the integration and compatibility with digital circuits.

There are currently only a few books available on integrated RF CMOS frequency synthesizers. The most comprehensive book on integrated CMOS frequency synthesizers available today is entitled *Wireless CMOS Frequency Synthesizer Design* by Craninckx and Steyaert (1998). More recently, another book entitled *Multi-GHz Frequency Synthesis and Division* by Rategh and Lee was also published in 2001. While the two books are still quite useful, they focus only on advanced design techniques of some selected building blocks, including voltage-controlled oscillators, dividers, and synthesizers, with emphasis only on a particular architecture. There exist many new synthesizer architectures and design techniques that are not covered in detail.

This book is intended to supplement the two books with more comprehensive and in-depth descriptions of building blocks and synthesizer systems, in particular for applications with low supply voltages and high frequencies. Special emphasis is placed on consideration, comparison, trade-offs, and optimization for different design choices. In addition, useful guidelines and step-by-step procedures on behavior simulations of frequency synthesizers will be introduced. Finally, several chip prototypes that were successfully designed and demonstrated at low supply voltages

will be described in detail to illustrate potential applications of the architectures and the design techniques presented.

The first prototype demonstrates a fully integrated dual-loop synthesizer for 900 MHz GSM transceivers in a standard 0.5  $\mu\text{m}$  CMOS process with a supply voltage of 2 V and threshold voltages around 1 V. For fair comparison, the second chip prototype employs fractional- $N$  synthesizer architecture with sigma–delta modulation for the same GSM system using the same 0.5  $\mu\text{m}$  CMOS process but with a supply voltage of 1.5 V. The third prototype focuses on a monolithic 1 V, 5.2 GHz integer- $N$  synthesizer for the WLAN 802.11a transceiver system in a 0.18  $\mu\text{m}$  CMOS process with threshold voltages around 0.5 V. While the first two GSM synthesizers need to cover a frequency band of 25 MHz with a channel spacing of 200 kHz around 900 MHz, the third WLAN synthesizer requires a frequency band of 200 MHz with a channel spacing of 20 MHz around 5.2 GHz.



## Acknowledgements

It is our great pleasure to have this opportunity to acknowledge and to express our gratitude to many people who have directly or indirectly contributed to this work.

We would like to thank William Shing-Tak Yan and Bob Chi-Wa Lo for their great work and their contribution on dual-loop and fractional- $N$  frequency synthesizers, which play an important part of this book. Our special thanks go to Fred Kwok for his enthusiastic and indispensable support in preparing the test equipment and keeping it in good condition.

We are whole-heartedly grateful to many other students in the analog research laboratory at the Electronic and Electronic Engineering Department (EEE) of the Hong Kong University of Science and Technology (HKUST): namely Toby Kan, Joseph Wong, Vincent Cheung, Chunbing Guo, Lincoln Leung, Ka-Chun Kwok, Gary Wong, Kenneth Ng, Ka-Wai Ho, Thomas Choi, Issac Hsu, David Leung, and Bunny Mak. Without their research efforts and without many fruitful discussions with them, it would have been impossible for us to acquire a good understanding of the topic.

The technical support and assistance by many technical officers in the EEE department at HKUST, in particular Siu-Fai Luk, Franky Leung, Kenny Pang, John Law, and Jacob Lai, are greatly appreciated.

Lastly, we are indebted to our family members for their constant love, support, encouragement, and patience throughout the projects and during the writing of this book.

# Contents

<i>List of figures</i>	page vii
<i>List of tables</i>	xiii
<i>Preface</i>	xv
<i>Acknowledgements</i>	xvii
1 Introduction	1
1.1 Motivation	1
1.2 Book organization	3
2 Synthesizer fundamentals	5
2.1 Introduction	5
2.2 Timing jitter	6
2.3 Phase noise	7
2.4 Phase-locked loop	10
2.5 Synthesizer architecture	20
3 Design of building blocks	28
3.1 Voltage-controlled oscillators (VCOs)	28
3.2 Dividers	44
3.3 Prescaler	49
3.4 Phase-frequency detectors (PFDs)	55
3.5 Charge pump	59
3.6 Loop filter	63
3.7 Inductor design	66
3.8 Varactor design	74
3.9 Switched-capacitor array (SCA)	78
4 Low-voltage design considerations and techniques	80
4.1 Introduction	80
4.2 System considerations	80
4.3 Voltage-controlled oscillators	81
4.4 Divide-by-2 circuit	82



4.5	High-speed clock buffer	84
4.6	Prescaler design	85
4.7	Charge pump	85
5	Behavioral simulation	88
5.1	Introduction	88
5.2	Linear model	88
5.3	Mathematical model	91
5.4	Behavioral model using AC analysis	95
5.5	Behavioral model using transient analysis	97
6	A 2 V 900 MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers	100
6.1	Design specification	100
6.2	Circuit implementation	104
6.3	Experimental results	116
7	A 1.5 V 900 MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications	126
7.1	Introduction	126
7.2	Proposed synthesizer architecture	127
7.3	System specification and consideration	129
7.4	Circuit implementation	133
7.5	Layout consideration	141
7.6	Experimental results	145
7.7	Performance summary and evaluation	148
8	A 1 V 5.2 GHz fully integrated CMOS synthesizer for WLAN IEEE 802.11a	152
8.1	WLAN overview	152
8.2	Design specification	153
8.3	Synthesizer architecture	154
8.4	Quadrature phase generation	156
8.5	Behavioral simulation	157
8.6	Circuit implementation	157
8.7	Experimental results	167
	<i>References</i>	173
	<i>Index</i>	179

# Figures

1.1	Semiconductor Industry Association's roadmap	<i>page</i> 2
2.1	Clock with timing jitter	7
2.2	Receiver with LO signal	7
2.3	Frequency spectrum of (a) received signal, (b) LO signal with phase noise, and (c) received signal suffering from SNR degradation after mixing	8
2.4	Noise spectrum of typical oscillators	9
2.5	Block diagram of a typical phase-locked loop	11
2.6	Linear model of PLL system	11
2.7	Block diagram of a charge-pump-based PLL	14
2.8	Current-to-phase relation of PD associated with CP	15
2.9	Second-order loop filter	15
2.10	Phase noise in a PLL due to (a) VCO noise, and (b) reference noise	17
2.11	(a) VCO is modulated by the charge injection, (b) VCO output spectrum with spurious tone due to charge injection	19
2.12	Frequency spectrum of (a) received signal, (b) LO signal with spurious tones, and (c) received signal suffering from SNR degradation after mixing	19
2.13	Block diagram of an integer- $N$ frequency synthesizer	21
2.14	Block diagram of pulse-swallow frequency divider	21
2.15	Fractional- $N$ frequency synthesizer	23
2.16	(a) Periodic phase error existing in fractional- $N$ synthesizer, (b) VCO modulated by repetitive signal and its output spectrum	24
2.17	(a) Sigma-delta fractional- $N$ synthesizer, (b) spur with noise shaping	25
2.18	Dual-loop synthesizer using (a) parallel configuration, and (b) series configuration	26
2.19	Linear model for a dual-loop synthesizer using series configuration	27
3.1	Linear model of the three-stage ring oscillator	29
3.2	Output waveforms of a three-stage single-ended ring oscillator	30

3.3	Ring oscillator tuning by means of (a) variable capacitor, (b) supply-controlled method, and (c) current-starved method	31
3.4	Principle of negative skew	31
3.5	Phase-noise effect with noise injected at different times	32
3.6	Lossy LC passive circuit	33
3.7	Lossy LC passive circuit with negative conductance	34
3.8	VCO with cross-coupled transistors	35
3.9	Transformation of the differential LC oscillator to its equivalent noise model	37
3.10	Quadrature LC oscillator	39
3.11	A linear model of a quadrature oscillator	39
3.12	Redrawn schematic of the QVCO	40
3.13	The two possible time waveforms of the QVCO and their phasor diagrams	41
3.14	The phasor diagrams of $I_A$ with respect to $V_A$	42
3.15	Impedance and phase of an LC resonator in parallel configuration	42
3.16	Parallel RLC tank	43
3.17	SCL frequency divider (a) D-latch, (b) divide-by-2 using D-latches	45
3.18	Small-signal model of D-latch	45
3.19	SCL divider with dynamic loading (a) D-latch proposed by Wang (2000), (b) divide-by-2 using the D-latches	46
3.20	Injection-locked frequency divider	47
3.21	(a) TSPC D-type flip-flop, (b) divide-by-2 implementation	49
3.22	Frequency divider using static logic	50
3.23	Example of divide-by-32 using a cascade of several dividers	50
3.24	Block diagram of a divide-by-4/5 circuit	51
3.25	Output waveforms of synchronous divide-by-4/5	52
3.26	Three-bit multi-modulus prescaler using divide-by-2/3	52
3.27	Multi-modulus prescaler using phase-switching techniques (Craninckx and Steyaert, 1998)	53
3.28	Timing diagram of the prescaler using phase-selection circuit	53
3.29	Phase switching with glitch problem	54
3.30	Phase switching using backward phase selection to prevent glitch problem	55
3.31	(a) XOR phase detector, (b) timing diagram of (a)	56
3.32	Block diagram of a PFD	56
3.33	Finite state machine of a PFD	57
3.34	Timing diagram of a PFD	57
3.35	PFD using TSPC D-type flip-flop	57
3.36	PFD transfer function (a) without dead zone, (b) with dead zone	58
3.37	PFD with dead zone resulting in larger timing jitter	58
3.38	Conventional PFD	59
3.39	Schematic of a charge pump	59
3.40	Schematic of charge pump with dummy branch	60
3.41	Charge pump associated with an active loop filter	61
3.42	Identical $I_p$ and $I_n$ generating zero average current to the loop filter	61

3.43	Current pulse waveform when the currents $I_p$ and $I_n$ have mismatches	62
3.44	Simulated result if there are mismatches in the charge pump	62
3.45	Third-order passive loop filter	63
3.46	Active loop filter using capacitive multiplication (Larsson, 2001)	64
3.47	Small signal model of the active filter shown in Fig. 3.46	64
3.48	(a) Dual-path filter implementation, (b) frequency response of the dual-path filter	66
3.49	(a) Top view and (b) cross section of a two-turn spiral inductor	67
3.50	Lumped-element model of an on-chip inductor	68
3.51	Inductor with loss modeled by a series resistor	70
3.52	Conductor with loss	71
3.53	Lumped-element model of inductor including magnetic coupling from substrate	73
3.54	Capacitor with loss modeled by a series resistor	76
3.55	(a) Cross section of the $pn$ -junction varactor, (b) capacitance against voltage	76
3.56	(a) Cross section of accumulation-mode varactor, (b) capacitance against voltage	77
3.57	(a) Schematic of switched-capacitor array, (b) model of an SCA unit	78
3.58	SCA implementation with resistors in series with the gate	78
4.1	Schematic of a quadrature LC VCO (Leung and Luong, 2003)	81
4.2	A divide-by-2 with level-shifters for operating at low supply voltage	83
4.3	Schematic and input waveform for clock buffers (a) with conventional inverters, (b) with level shifters	84
4.4	Charge pump with cascode current source	86
4.5	Implementation of charge pumps with dual-path loop filter	86
5.1	Design flow of phase-locked loops	89
5.2	Block diagram of the synthesizer example	89
5.3	Linear model of PLL using dual-path loop filter	90
5.4	Mathematical model for the synthesizer	92
5.5	Frequency response of the reference clock to the synthesizer output	92
5.6	Frequency response of the VCO to the synthesizer output	93
5.7	Linear model of the synthesizer with noise source	94
5.8	Phase noise plot of the synthesizer	96
5.9	Simplified loop stability model	96
5.10	Open-loop response of the stability model	97
5.11	Behavioral model of synthesizer system using SpectreRF	98
5.12	Transient simulation result of the synthesizer's behavioral model	98
5.13	Output spectrum of the synthesizer using the behavioral model	99
6.1	Block diagram of the GSM receiver front-end	101
6.2	SNR degradation due to the phase noise	101
6.3	GSM 900 receive and transmit time	102

6.4	The proposed dual-loop frequency synthesizer	103
6.5	Circuit implementation of the LC oscillator VCO2	105
6.6	Linear circuit model for the LC oscillator analysis	105
6.7	Flowchart showing how to estimate ISF parameters	108
6.8	Circuit implementation of the TSPC divide-by-2 frequency divider	110
6.9	Circuit implementation of the pseudo-NMOS divide-by-2 frequency divider	110
6.10	Circuit implementation of the down-conversion mixer	111
6.11	Circuit implementation of the ring oscillator VCO1: (a) ring oscillator, and (b) delay cell	112
6.12	Approximate ISF for the ring oscillator phase-noise analysis	113
6.13	Circuit implementation of the dual-modulus prescaler	115
6.14	Circuit implementation of the charge pump and the loop filter	116
6.15	Phase noise of the whole dual-loop frequency synthesizer	117
6.16	Die photo of the dual-loop frequency synthesizer	117
6.17	Measurement results and equivalent circuit model of the spiral inductors at 900 MHz	118
6.18	Measurement results at 900 MHz and bias condition of the <i>pn</i> -junction varactors	119
6.19	Measurement results of the ring oscillator VCO1	120
6.20	Measurement results of the LC oscillator VCO2	121
6.21	Measurement results of the loop filters	121
6.22	Phase-noise measurement results of the proposed synthesizer	122
6.23	Measured spurious level of the proposed synthesizer	123
6.24	Switching-time measurement results of the proposed synthesizer	124
7.1	Fast-switching PLL frequency synthesizer: (a) existing solution employing DAC to increase frequency switching speed; (b) the proposed solution employing SCA to increase frequency switching speed	128
7.2	Quantization noise in a sigma–delta fractional- <i>N</i> synthesizer	130
7.3	Maximum loop bandwidths and minimum reference frequencies for second-, third-, and fourth-order sigma–delta modulators for phase noise requirement of $-121$ dBc/Hz at 600 kHz offset	131
7.4	Detailed system diagram of the proposed synthesizer	132
7.5	The schematic diagram of the VCO with SCA	134
7.6	The evolution of dual-path filter: (a) adding the outputs of the integrator and LPF with a voltage adder; (b) adding the outputs in the capacitance domain	135
7.7	Schematic of the current-steering charge pump (pump-down current branch only) and the switched-capacitor driving stage	136
7.8	Schematic of PFD	137
7.9	Schematic of simplified TSPL D-type flip-flop	137
7.10	Block diagram of the multi-modulus prescaler	138
7.11	Timing diagram of the high-speed divide-by-2, 2.5, 3, 3.5 multi-modulus divider	138

7.12	Schematic diagram of the high speed D-latch	138
7.13	System diagram of MASH-3 sigma–delta modulator	139
7.14	Block diagram of the third-order digital sigma–delta modulator with a dither input	140
7.15	Tuning curve by SCA with gain adjustment of finite resolution	140
7.16	Gain and offset adjustments for the SCA control	141
7.17	Layout of SCA	142
7.18	Layout of half of the SCA	143
7.19	Layout of $p_+$ $n$ -well varactor	144
7.20	Close-up view of the interconnection of two layers of the inductor	144
7.21	Chip photo	145
7.22	Frequency change plotted against number of switches tuned-off	146
7.23	Measured tuning voltage plotted against channel number	146
7.24	Measured output phase noise of the synthesizer	147
7.25	Measured output spurs of the synthesizer	148
7.26	Measured tuning voltage (for rising and falling step input)	149
8.1	Frequency allocation of IEEE 802.11a	153
8.2	Block diagram of the proposed prescaler and synthesizer	153
8.3	Quadrature generation by using polyphase filter	156
8.4	Quadrature generation by using double rate VCO and divider with master–slave configuration	156
8.5	Open-loop response of the synthesizer using the stability model	158
8.6	Transient simulation result of the behavioral model of synthesizer	158
8.7	Output spectrum of the synthesizer using the behavioral model	159
8.8	Phase noise plot of the synthesizer	159
8.9	(a) Dividers in parallel configuration with eight output clock phases, (b) two possible output patterns of the eight clock phases	161
8.10	Two possible output patterns of dividers in parallel configuration due to different initial status	161
8.11	Schematic of divide-by-4	162
8.12	Simulation result of divide-by-4	163
8.13	Architecture and schematic of the proposed phase-selection circuitry	163
8.14	Output of the phase selection circuit during phase switching: (a) without sensing PMOS, (b) with sensing PMOS	164
8.15	Schematic of modulus control circuits	164
8.16	Phase control schematic	165
8.17	Schematic of QVCO	166
8.18	QVCO tuning combined with fine and coarse tuning for low noise implementation	166
8.19	Chip photo of the proposed 5.2 GHz synthesizer for WLAN	167
8.20	Measured results of the on-chip inductance for the WLAN synthesizer	168

8.21	Measured tuning range of the QVCO	169
8.22	Measured output spectrum of the synthesizer	170
8.23	Phase-noise measurement of the synthesizer	170
8.24	Settling time measurement setup	171
8.25	Measured result of settling time of the synthesizer	171



# Tables

2.1	Output pattern of the 4-bit accumulator with modulus equal 10	<i>page</i> 23
5.1	Components parameters used in the PLL of Fig. 5.1	91
6.1	System design of the programmable-frequency divider $N_1$	114
6.2	Performance summary of the proposed synthesizer	124
6.3	Performance comparison of recent work on frequency synthesizers	125
7.1	Measured performance of the proposed VCO	148
7.2	Measured performance of the proposed frequency synthesizer	150
7.3	Performance summary and comparison	150
8.1	Frequency allocation of IEEE 802.11a	153
8.2	IEEE 802.11a receiver performance requirements	154
8.3	Component parameters used for the synthesizer	157
8.4	Performance comparisons	172

# 1

## Introduction

### 1.1. Motivation

Modern transceivers for wireless communication consist of many building blocks, including low-noise amplifiers, mixers, frequency synthesizers, filters, variable-gain amplifiers, power amplifiers, and even digital signal processing (DSP) chips. Each of these building blocks has a different specification, imposes different constraints, and requires different design considerations and optimization. As a result, wireless transceivers have been exclusively implemented using hybrid technologies, mainly GaAs for low noise and high speed, bipolar for high power, passive devices for high selectivity and CMOS for DSP at the baseband. While taking advantage of the best in each technology, this hybrid combination unfortunately requires multi-chip modules and off-chip components, which not only are costly and bulky, but also consume a lot of power.

However, recent development and advance scaling of deep-submicron CMOS technologies have made it more feasible and more promising to implement a single-chip CMOS wireless transceiver. This single-chip integration is particularly attractive for its potential in achieving the highest possible level of integration and the best performance in terms of cost, size, weight, and power consumption.

Among the many design issues and considerations in single-chip CMOS integration is the aggressive scaling of the channel length. According to the Semiconductor Industry Association's roadmap in November 2001, the channel length will be scaled to be as small as 65 nm in 2007, as illustrated in Fig. 1.1. Such a small channel length is necessary to increase operation frequency and to reduce chip area but, at the same time, inevitably requires low supply voltages to avoid oxide breakdown. Even though the threshold voltages of CMOS devices would also be reduced, they are not scaled in the same proportion as the channel length and the supply voltage because of the leakage current in digital circuits. Moreover, the dynamic power of digital circuits is quadratically proportional to their supply voltages. Consequently,