


FREQUENCY SYNTHESIZER DESIGN HANDBOOK

JAMES A. CRAWFORD




N74-62
E899

9661259

Frequency Synthesizer Design Handbook

James A. Crawford



E9661259

Artech House
Boston • London

Library of Congress Cataloging-in-Publication Data

Crawford, James A.

Frequency synthesizer design handbook/James A. Crawford.

Includes bibliographical references and index.

ISBN 0-89006-440-7

1. Frequency synthesizers. I. Title

TK7872.F73C73 1994

621.3815'486—dc20

94-7655

CIP

A catalogue record for this book is available from the British Library

© 1994 ARTECH HOUSE, INC.

685 Canton Street

Norwood, MA 02062

All rights reserved. Printed and bound in the United States of America. No part of this book may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, recording, or by any information storage and retrieval system, without permission in writing from the publisher.

International Standard Book Number: 0-89006-440-7

Library of Congress Catalog Card Number: 94-7655

10 9 8 7 6 5 4 3 2 1

Frequency Synthesizer Design Handbook

For a complete listing of the *Artech House Microwave Library*,
turn to the back of this book

*To Linda,
Brian,
James,
Daniel, and
Kristen*

*To God be all the glory
Hebrews 2:1–3*

Preface

The motivation for this text evolved primarily from my prior employment at Hughes Aircraft Company, Ground Systems Group, Fullerton, California, beginning in the late 1970s. During this time, it was my privilege to work with a number of excellent engineers and scientists. I want to specifically acknowledge Mr. Gary D. Frey, Mr. Jack Chakmanian, and Dr. Knut Konglebeck. From my later tenure at the Linkabit Corporation, San Diego, California, I want to acknowledge Mr. Fritz Weinert as well. In this company, the term “RF black magic” was largely put to rest, with rigorous analytical design methods and techniques favored instead. This text has been written with this same bent toward sound engineering design practice rather than ad hoc cut and try methods.

A number of excellent texts have been available for some time addressing the frequency synthesis area, but most if not all of these books are primarily circuit oriented. This text is intended to address the synthesis subject from a systems perspective instead. Special attention has also been given to the area of sampled-data control systems as they apply to modern phase-locked loop design and as well as other areas where clear design material was felt to be unavailable.

Finally, I want to give a special acknowledgment and word of thanks to Dr. William F. Egan who reviewed major portions of this text over the three years spent in this endeavor.

Contents

Preface	xiii
Chapter 1 Introduction to Computer-Aided Frequency Synthesizer Design	1
References	2
Chapter 2 Building Blocks for Frequency Synthesis Using Phase-Locked Loops	3
2.1 The Design Equation	3
2.1.1 Mutually Contradictory Requirements	4
2.1.2 The Fuzzy Line That Separates RF/Analog and Digital Techniques	5
2.1.3 Prudent System Design	6
2.2 Basic Componentry in Phase-Locked Loops	8
2.2.1 Phase Detectors	8
2.2.2 Loop Filters	23
2.2.3 Voltage-Controlled Oscillators	27
2.2.4 Feedback Dividers	27
2.3 Frequency-Locked Loops	31
2.4 Signal Contamination in Phase-Locked Loops	31
2.5 To Ground or Not to Ground	33
References	39
Selected Bibliography	40
Chapter 3 Phase Noise and Its Impact on System Performance	41
3.1 General Noise Theory	44
3.1.1 Phase Noise First Principles	45
3.1.2 Power Spectral Density Concept	46
3.2 Power Spectral Density Calculations in Discrete Sampled Systems	48

3.2.1	Relationships Between Continuous-Time and Discrete-Time Fourier Transforms	48
3.2.2	Power Spectral Density for Discrete Sampled Systems	50
3.2.3	Example Computation With a Discrete System	51
3.2.4	Phase Noise First Principles Continued	58
3.3	Defining Standardized Phase Noise Quantities	60
3.4	Creating Accurate Phase Noise PSDs in the Laboratory	63
3.5	Creating Arbitrary Phase Noise Spectra in a Digital Signal Processing Environment	69
3.6	Phase Noise in Devices	71
3.6.1	Digital Frequency Dividers	71
3.6.2	Phase Detector Phase Noise Performance	81
3.6.3	Low-Noise Electronic Design	84
3.6.4	Noise Sources in Lead-Lag Loop Filters	87
3.6.5	Noise in Components	89
3.6.6	Low-Noise Oscillator Design and Characterization	91
3.7	Assessing System Performance in the Presence of Frequency Synthesizer Phase Noise	114
3.7.1	Phase Noise Effects With Coherent Demodulation of Binary FSK	117
3.7.2	Phase Noise Effects With Coherent Demodulation of BPSK	120
3.7.3	Phase Noise Effects With Coherent Demodulation of QPSK	120
3.7.4	Phase Noise Effects With Coherent Demodulation of 16-QAM	120
3.7.5	M -ary Phase-Shift-Keyed Modulation (MPSK)	127
3.7.6	Local Oscillator Phase Noise Impairment With Fast Changing Phase	135
3.7.7	Phase Noise Impairments for More Advanced Waveforms	135
3.8	Worst Case Bounding of Synthesizer Phase Noise Requirements	137
	References	140
	Selected Bibliography	145
Chapter 4	Phase-Locked Loop Analysis for Continuous Linear Systems	147
4.1	Phase-Locked Loop Basics	148
4.2	Pseudo-Continuous Phase Detector Models	152
4.2.1	Tri-State (Output) Phase-Frequency Detector	153
4.2.2	Simplified Phase-Frequency (Tri-Logic State) Detector	158
4.2.3	Zero-Order Sample-and-Hold Phase Detector	163

4.2.4	Inefficient Sample-and-Hold Phase Detector	165
4.2.5	Digital Feedback Dividers	168
4.3	Modeling Time Delays in Continuous Systems	171
4.4	Frequency-Domain Analysis	174
4.5	Transient Response Evaluation for Continuous Systems	182
4.6	Summary	188
Appendix 4A	Loop Bandwidth Considerations Using the Phase-Frequency Detector	189
	References	200
	Selected Bibliography	201
Chapter 5	Frequency Synthesis Using Sampled-Data Control Systems	203
5.1	Sampled-Data Control System Basics	203
5.1.1	Frequency-Domain Representation for Sampled Signals	205
5.1.2	$G_{OL}^*(s)$ and Its Relationship to z Transforms	207
5.2	Frequency-Domain Analysis	208
5.3	Stability	209
5.4	Time-Domain Analysis	211
5.5	Closed-Form Sampled-Data System Results	214
5.5.1	Case 1: Ideal Type 1	214
5.5.2	Case 2: Type 1 With Inefficient Phase Detector	216
5.5.3	Case 3: Type 1 With Internal Delay	220
5.5.4	Case 4: Ideal Type 2	225
5.5.5	Case 5: Type 2 With Inefficient Phase Detector	228
5.5.6	Case 6: Type 2 With Internal Delay	231
5.6	Phase Noise	237
5.6.1	Reference Phase Noise	238
5.6.2	VCO-Related Phase Noise	242
	References	245
	Selected Bibliography	245
Chapter 6	Fast-Switching Frequency Synthesizer Design Considerations	247
6.1	Type 1 Case Study	248
6.1.1	Internal Design Details	250
6.1.2	Post-Tuning Drift (Nemesis of Type 1 Designs)	264
6.2	Initial Phase Error Impact on Switching Speed	264
6.3	Sample-and-Hold Phase Detector Noise	270
6.4	Type 2 Phase-Locked Loop With Simplified Phase-Frequency Detector	273
6.4.1	Phase-Frequency Detector Refinements	280
6.5	Post-Tuning Drift With Type 2 Systems	282
6.6	Choosing Between Sample-and-Hold and Phase-Frequency Detectors	284

References	285
Chapter 7 Hybrid Phase-Locked Loops	287
7.1 Hybrid Architectures	287
7.2 Dual-Loop Frequency Synthesis	289
7.2.1 Frequency Channel Spacing	289
7.2.2 Phase Noise Performance	289
7.2.3 Offset Mixer Considerations	289
7.2.4 Signal Isolation	291
7.2.5 Gain Compensation Strategies	292
7.2.6 Proper Sideband Selection	302
7.2.7 Achievable Switching Speed	304
7.3 Direct Digital Synthesizer Fundamentals	308
7.3.1 General Concepts	309
7.3.2 Representation of the Ideal DDS Output Spectrum	311
7.3.3 Phase Truncation Related Spurious Effects	313
7.3.4 Lookup Table Finite Word Length Effects on Spectral Purity	323
7.3.5 Techniques for Mapping θ to $\sin(\theta)$	328
7.3.6 Digital-to-Analog Converter Imperfections	335
7.3.7 Spurious Suppression in Direct Digital Synthesizers Using Numerical Techniques	335
7.4 Hybrid Phase-Locked Loop/DDS Frequency Synthesizers	343
7.5 Pros and Cons of Direct Digital Frequency Synthesis	346
7.6 Advanced Fractional- N Concepts	346
7.6.1 Fractional- N Technique Based on Noise-Shaping Methods	347
References	351
Selected Bibliography	352
Chapter 8 MACSET: A Computer Program for the Design and Analysis of Phase-Locked Loop Frequency Synthesizers	353
8.1 Time-Domain Modeling	354
8.2 Numerical Integration Formulas	355
8.3 Numerical Integration Algorithm Stability	365
8.4 Discrete Circuit Models	369
8.5 Circuit Macros	373
8.6 Frequency-Domain Analysis	377
8.7 Phase Noise Computations	382
8.8 Summary	384
References	384
Selected Bibliography	385
Chapter 9 Fractional- N Frequency Synthesis	387
9.1 Some Pros and Cons Behind Fractional- N Synthesis	393

9.2	Fractional- N Synthesis: General Concepts	395
9.3	Fractional- N Systems Aspects	401
9.3.1	Spectral Performance: Discrete Spurious	401
9.3.2	Loop Parameter Limitations	406
9.3.3	An Alternative for Dealing With Truncation-Related Discrete Spurs	407
9.3.4	System Noise Floor Degradations Arising in Fractional- N Synthesis	410
9.3.5	API Gating Period Inaccuracies	410
9.3.6	Phase Detector Ramp Nonlinearities	414
	References	419

About the Author	421
------------------	-----

Index	423
-------	-----

Chapter 1

Introduction to Computer-Aided Frequency Synthesizer Design

The phase-lock concept was originally described in a published work by de Bellescize in 1932 [1] but did not fall into widespread use until the era of television where it was used to synchronize horizontal and vertical video scans. One of the earliest patents showing the use of a phase-locked loop with a feedback divider for frequency multiplication appeared in 1970 [2]. The phase-locked loop concept is now used almost universally in many products ranging from citizens band radio to deep-space coherent receivers.

The material presented in this book largely grew out of the author's involvement with a high-performance frequency synthesizer, which is the subject of Chapter 6. Many of the concepts, particularly those related to sampled control systems, led to a number of valuable findings, which are discussed in Chapters 4 and 5. In Chapter 4, the transition between continuous and sampled control system perspectives is dealt with in some detail leading to Chapter 5, which enlarges the sampled control system concepts further.

Many of the underlying design guidelines pertaining to frequency synthesis for wireless communications are rooted in system-level performance requirements, particularly phase noise and discrete spurious requirements. These concepts are developed in detail in Chapter 3 with additional discussion purposely provided to allow individuals to simulate these system imperfections with a computer. Phase noise performance of key synthesis elements is also discussed at some length in Chapter 3.

Chapter 7 addresses a number of the most recent synthesis techniques including direct digital synthesizers (DDSs) and hybrid phase-locked loops. Fractional- N synthesis techniques based on sigma-delta modulation concepts are also discussed there.

Chapter 8 addresses the issue of phase-locked loop computer simulation, drawing in part on the results found in Chapters 4 and 5. Numerical techniques that are suitable for this application are developed from first principles.

Finally, Chapter 9 takes an in-depth look at traditional fractional- N frequency synthesis. Several analyses are considered, underscoring the need on the designer's part to be intimately aware of design details at the component level as well as at the circuit design level.

The material presented in this text should be viewed as a supplement to, rather than as a replacement for, a number of excellent texts that are currently available on this subject. Prior knowledge of basic phase-locked loop principles is generally assumed throughout the text. Stochastic process theory is employed sparingly in Chapters 3, 5, and 9. Fairly heavy use of z transforms is made in Chapter 5. Appropriate outside references for this material are provided in each respective chapter.

REFERENCES

- [1] de Bellescize, H., "La Reception Synchrone," *Onde Electr.*, Vol. 11, June 1932, pp. 230-240.
- [2] Sepe, R.B., R.I. Johnston, "Frequency Multiplier and Frequency Waveform Generator," U.S. Patent No. 3,551,826, December 29, 1970.

Chapter 2

Building Blocks for Frequency Synthesis Using Phase-Locked Loops

The explosion in commercial and consumer level communication products in the late 1980s and early 1990s dramatically revolutionized the availability of high-quality, low-cost componentry for RF system design. The frequency synthesis area has been one of the primary areas where this market pressure has resulted in unprecedented levels of high integration. The majority of consumer level frequency synthesis is currently being done with frequency synthesizers that are based on the single phase-locked loop (PLL) architecture. Designs that would have been multiloop in nature in years past are quickly giving way to hybrid loops, which often utilize a mixture of phase-locked loop technology along with direct digital synthesis. Even more bold progress is being made using, for example, delta-sigma modulator concepts with fractional- N synthesis to realize single-loop architectures that can deliver almost arbitrarily small channel spacings while maintaining excellent switching speed and spurious performance.

It seems that phase-locked loops are everywhere, from frequency synthesizer applications in radios to clock deskewing applications within high-speed digital processors. Dedicated hardware frequency multipliers followed by bulky filters are a thing of the past. The integration levels and cost achievable today in the phase-locked loop area make these techniques the solution of choice. As such, the contents of this chapter (and most of this text) focus primarily on the phase-locked loop for frequency synthesis.

2.1 THE DESIGN EQUATION

In about 1983, this author was asked to formulate a high-level “design equation” for general frequency synthesizer design that would factor in all of the normal performance measures plus size, complexity, risk, schedule length, and cost. The task

was fairly meaningless because nearly every integral component, from feedback divider to voltage-controlled oscillator (VCO), had to be custom designed except in fairly benign situations where a few phase-locked loop components were available. The answer usually came back as “near infinite dollars, time, and risk” at least in the case of high-performance, military-type synthesizers. Technologies such as cellular telephone have changed this situation forever.

2.1.1 Mutually Contradictive Requirements

When designing frequency synthesis elements for standardized market areas such as analog cellular and digital cellular telephone, performance requirements have generally been arrived at that have taken into account the RF technology needed to perform the task. With the size of these markets being so large, most component vendors are ahead of the original equipment manufacturers (OEMs) in identifying clever design solutions or they are working directly with the OEMs. Because cost is such an overwhelming factor in consumer electronics, most hardware solutions for a given product are quite similar, having been optimized down to the minimally acceptable solution. Most of the system requirements, therefore, reflect prior consideration of the mutually contradictory requirements encountered in phase-locked frequency synthesizer design.

If starting from scratch, the normal trade-offs that must be made in synthesizer design include (1) phase noise performance, (2) switching speed, (3) discrete spurious performance, (4) frequency and tuning bandwidth, (5) size, (6) power consumption, and (7) cost. The last three items are by far the overwhelming factors in modern consumer electronics design.

Frequency Switching Speed

The precise definition of switching speed for a given system must be based on the modulation waveform employed (in the case of communications) and the system performance degradation incurred. These are system-level issues and are addressed in part in Chapter 3. For a quadrature phase-shift-keyed (QPSK) system, which uses phase shifts of 90-deg multiples to convey information, the settling time is normally defined as the time required for the loop to settle to within 0.1 radian of its steady-state final phase. In an analog FM system, such as an analog cellular telephone, switching speed might be defined as the time required for the loop to reach an output frequency within 100 Hz of the steady-state value. In receiving systems that estimate the incoming signal's carrier phase or frequency immediately after a frequency hop, system impairment will obviously result if the signal's parameters (i.e., phase and frequency) have not settled out because the presence of these transients will degrade the receiving system's estimates.

Increased switching speed always implies a larger phase-locked loop bandwidth, which normally results in higher discrete spurious levels. For larger loop bandwidths, frequency reference noise and phase detector noise sources lead to wider output phase noise pedestals about the carrier signal. Control loop stability margins normally degrade with increasing loop bandwidth as well, leading to increased “peaking” of noise sources present in the VCO. These issues are dealt with in greater detail in Chapters 3, 4, and 5.

A reasonably good rule of thumb for switching speed while maintaining low discrete spurs is simply 50 reference cycles. If a phase-locked loop is using a reference frequency of 30 kHz, achieving phase-lock will normally require a minimum of roughly 1.7 ms. If a switching speed requirement is at or below this guideline, more detailed assessment is mandated. This estimate is based in part on the fact that the switching transient error normally decays proportionally with respect to $\exp(-\zeta\omega_n t)$.

As discussed in Chapters 5 and 6, switching speeds on the order of a few reference periods are theoretically achievable, but not without extreme attention to detail. Normally, custom components will have to be designed if this performance level is needed, thereby driving cost issues dramatically.

Much of this text addresses phase-locked loop frequency synthesis in the context of a sampled control system. As developed in Chapter 5 at length, use of closed-loop bandwidths $\geq 0.1 F_{\text{ref}}$ must be done with care because sampling effects can significantly affect both system phase noise and transient performance.

A trade-off study between switching speed, loop filter attenuation of the first frequency reference sideband spurs, and system stability is given in Chapter 3, which should provide some design assistance. The final feasibility answers cannot normally be obtained without knowing a minimum of information, specifically: (1) phase detector leakage or glitch energy at the reference frequency when in steady state, (2) the phase detector and loop electronics anticipated noise floor, and (3) VCO tuning sensitivity and phase noise performance. Characterization of the phase detector area is normally the most difficult because few vendors provide adequately detailed information.

2.1.2 The Fuzzy Line That Separates RF/Analog and Digital Techniques

High-speed digital VLSI has dramatically changed the frequency synthesis landscape by making what were heretofore impossible concepts physically realizable. The highly integrated complementary metal-oxide semiconductor (CMOS) PLL devices that now operate at input frequencies as high as 2.5 GHz clearly fall into this category. Digital very large scale integration (VLSI) technology, however, has done more than simply brought faster PLL devices to the marketplace.

Perhaps the most dramatic impact of high-speed digital VLSI on frequency synthesis has been in the architecture area where truly new synthesis concepts have